Figure 2-6. Powering Up With Core Voltage Rising FIrst
Figure 2-7. Powering Down With Core Voltage Falling Second
If jumper JP2 is set so that R2 is connected in parallel to R3, the core voltage
rises first during power up, i.e. prior to the I/O voltage rise, and falls second
during power down. The waveforms with this type of sequencing are shown
in Figure 2-6 and Figure 2-7.
Power Sequencing Test
Test Setup and Results
2-7
Need help?
Do you have a question about the SWIFT TPS54680EVM-228 and is the answer not in the manual?