Led Indicators - Linear Technology DC890B Quick Start Manual

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 890B
fault browser. Select documentation for "Reference
Design".
To download data sheets (requires an internet con-
nection):
Choose "Download Data Sheets" from the Tools
menu.
OPTIONAL CONNECTIONS TO THE DC890B
 In CMOS mode the DC890B can operate from the
USB power, however in LVDS mode, the Spartan-III
FPGA IO ring drivers draw considerable supply cur-
rent to bias the active LVDS terminations.
DC890B has provisions for a 5mm power plug for
an external 6V ±0.5V supply. The DC890B auto-
matically detects the presence of external power and
disables the USB power input.
 X1: The DC890B has provisions for an external
trigger input, Edge selectable by software. This per-
mits initiating data block capture by an external
event.
 J2: A JTAG connector is provided for downloading
custom FPGA software to the board. Grounding pin

LED INDICATORS

The DC890B provides system status via 8 LEDs:
TRANSFER û Indicates a USB data transfer
LED-1.
from the QuickEval-II to the PC is in progress.
SEEP û Indicates access of the optional dem-
LED-2.
onstration circuit Serial Electrically Erasable
PROM on select demonstration boards. In-
formation in this SEEP permits QuickEval-II
software to configure the DC890B properly
for the device under evaluation using the auto
detect demo board feature in the Config-
ure/Device Menu.
RST û Indicates assertion of either a hard or
LED-3.
soft reset.
DCM_RDYû In LVDS mode, led 4 blinks to
LED-4.
alert the user that the sample clock is either
Downloaded from Elcodis.com electronic components distributor
All datasheets and Quick Start guides for all products in
the QuickEval-II family are downloaded to the
QuickEval-II program folder and placed in the dsheets
folder.
3 of J2 automatically puts the FPGA into JTAG pro-
gramming mode.
loaded into the FPGA without compromising the fac-
The tory installed code. JUMPER PINS 4 & 6 OF PIC
Programming connector J1 to disable the microcon-
troller when using custom FPGA code. Refer to the
schematic for further details. This feature is pro-
vided due to customer requests. Development of
custom code will not be supported by the factory.
 J7 & J8 locations (not installed) provide access to 6
additional FPGA pins for test purposes. These pins
also drive LED indicators useful for debug purposes.
Xilinx provides logic analysis and data collection
features through JTAG via ChipScope.
not present or outside the required frequency
range (Fin mist be > 50 MHz). A steady on
condition indicates the Digital Clock Module
is locked to the input sample clock. In CMOS
mode LED 4 functions as a Power On/FPGA
programmed Indicator.
RUN ON TRIGGER û Indicates that the
LED-5.
board is set to run on trigger (versus halt on
trigger mode).
DATA_RDY û Indicates completion of data
LED-6.
block acquisition.
RUN û Indicates the board is ARMED to col-
LED-7.
lect a block of data.
TRIGGER û indicates that a trigger was re-
LED-8.
ceived and data collection has started.
FastDAACS
User developed code can be
4