Rx Mode Registers; System Interrupt Clear Register In Rx Mode (0X0028 - 0X002B, 32-Bit) - Renesas RA9530-R Manual

Table of Contents

Advertisement

RA953-R Evaluation Kit Manual

RX Mode Registers

System Interrupt Clear Register in RX Mode (0x0028 - 0x002B, 32-Bit)

Bit
Field Name
31
ADT Error
30
ADT Received
29
ADT Sent
28
RX EPP
27
Reserved
26
VRECT ON
25
No I2C data
Timeout
24:23
Reserved
22
BPP/EPP
Check
21
Power Loss OTP
20
Over Current
Fault
19
Re-negotiation
Fail
18
Re-negotiation
Success
17
RPP Read
16
AP 5V Disable
15
Fast Charging
Failure
14
Sleep Mode
13
ID
Authentication
Success
12
ID
Authentication
Failure
R16UH0022EU0200 Rev.2.00
Jul 22, 2022
Mode
RW
Default
Value
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
-
-
-
Reserved
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
-
-
-
Reserved
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
RX
RW
0
AP writes 1 to clear the corresponding Interrupt Registers' bit and this
bit is self-cleared to 0 (by M0) afterwards.
Description
Page 51

Advertisement

Table of Contents
loading

Table of Contents