SOYO 6KM Series User's Manual & Technical Reference page 29

82440 lx pci mainboard
Table of Contents

Advertisement

BIOS Setup
EDO RAS# Precharge
Time
EDO DRAM Read Burst
DRAM Write Burst
DRAM Data Integrity
Mode
CPU-TO-PCI IDE
Posting
System BIOS Cacheable
Video BIOS Cacheable
8Bit I/O Recovery Time
16Bit I/O Recovery Time Use the default setting.
Memory Hole At 15M-
16M
Delayed Transaction
AGP Aperture Size
Use the default setting.
Use the default setting.
Use the default setting.
Choose Non-ECC (default) or ECC
according to the DRAM type you have.
Use the default setting.
Disabled: The ROM area F0000H-
FFFFFH is not cached.
Enabled: The ROM area F0000H-
FFFFFH is cacheable if cache
controller is enabled.
Disabled: The video BIOS C0000H-
C7FFFH is not cached.
Enabled: The video BIOS C0000H-
C7FFFH is cacheable if cache
controller is enabled.
Use the default setting.
Choose Enabled or Disabled (default).
Some interface cards will map their ROM
address to this area. If this occurs, you
should select Enabled, otherwise use
Disabled.
Use the default setting.
AGP could use the DRAM as its video
RAM. Choose the DRAM size that you
want it to be used as video RAM. The
range is from 4MB to 256MB.
25

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sy-6km

Table of Contents