HP Compaq dc7100 DT Technical Reference Manual page 56

Business desktop computers
Hide thumbs Also See for Compaq dc7100 DT:
Table of Contents

Advertisement

Processor/Memory Subsystem
The SPD address map is shown in Table 3-2.
Byte
0
No. of Bytes Written Into EEPROM
1
Total Bytes (#) In EEPROM
2
Memory Type
3
No. of Row Addresses On DIMM
4
No. of Column Addresses On DIMM
5
No. of Module Banks On DIMM
6, 7
Data Width of Module
8
Voltage Interface Standard of DIMM
9
Cycletime @ Max CAS Latency (CL)
10
Access From Clock
11
Config. Type (Parity, Nonparity...)
12
Refresh Rate/Type
13
Width, Primary DRAM
14
Error Checking Data Width
15
Min. Clock Delay
16
Burst Lengths Supported
17
No. of Banks For Each Mem. Device
18
CAS Latencies Supported
19
CS# Latency
20
Write Latency
21
DIMM Attributes
22
Memory Device Attributes
23
Min. CLK Cycle Time at CL X-1
24
Max. Acc. Time From CLK @ CL X-1
NOTES:
[1] Programmed as 128 bytes by the DIMM OEM
[2] Must be programmed to 256 bytes.
[3] High order bit defines redundant addressing: if set (1), highest order RAS# address must be re-sent as highest order CAS#
address.
[4] Refer to memory manufacturer's datasheet
[5] MSb is Self Refresh flag. If set (1), assembly supports self refresh.
[6] Back-to-back random column addresses.
[7] Field format proposed to JEDEC but not defined as standard at publication time.
[8] Field specified as optional by JEDEC but required by this system.
[9] HP usage. This system requires that the DIMM EEPROM have this space available for reads/writes.
[10] Serial # in ASCII format (MSB is 133). Intended as backup identifier in case vender data is invalid.
Can also be used to indicate s/n mismatch and flag system adminstrator of possible system Tampering.
[11]Contains the socket # of the module (first module is "1"). Intended as backup identifier (refer to note [10]).
3-6
Table 3-2
SPD Address Map (SDRAM DIMM)
Description
Notes
[4][5]
361834-002
Byte
[1]
25
Min. CLK Cycle Time at CL X-2
[2]
26
Max. Acc. Time From CLK @ CL X-2
27
Min. Row Prechge. Time
[3]
28
Min. Row Active to Delay
29
Min. RAS to CAS Delay
30-31
Reserved
32-61
Superset Data
62
SPD Revision
[4]
63
Checksum Bytes 0-62
[4]
64-71
JEP-106E ID Code
72
DIMM OEM Location
73-90
OEM's Part Number
91-92
OEM's Rev. Code
93-94
Manufacture Date
[6]
95-98
OEM's Assembly S/N
99-
OEM Specific Data
125
[4]
126
Intel frequency check
[4]
127
Reserved
[4]
128 - 131
Compaq header "CPQ1"
[4]
132
Header checksum
133 - 145
Unit serial number
146
DIMM ID
[7]
147
Checksum
[7]
148
Reserved
Description
Notes
[7]
[7]
[7]
[7]
[7]
[7]
[7]
[8]
[8]
[8]
[8]
[8]
[8]
[8]
[9]
[9]
[9][10]
[9][11]
[9]
[9]
Technical Reference Guide

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents