Supero X9DBU-iF User Manual
Hide thumbs Also See for X9DBU-iF:
Table of Contents

Advertisement

Quick Links

X9DBU-3F
X9DBU-iF
USER'S MANUAL
Revision 1.1

Advertisement

Table of Contents
loading

Summary of Contents for Supero X9DBU-iF

  • Page 1 X9DBU-3F X9DBU-iF USER’S MANUAL Revision 1.1...
  • Page 2 The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates.
  • Page 3 B2) processors and Intel QPI (QuickPath Interface) Technology (V.1.1), providing point-to-point connections with transfer speeds of up to 8.0 TG/s. With the C602/ C606 chipset built in, the X9DBU-3F/X9DBU-iF motherboard supports Intel® Man- ageability Engine (ME), Rapid Storage Technology, Digital Media Interface (DMI), PCI-E Gen.
  • Page 4 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Conventions Used in the Manual Pay special attention to the following symbols for proper system installation and to prevent damage to the system or injury to yourself: Warning: Important information is given to ensure proper system installation or to...
  • Page 5 Preface Contacting Supermicro Headquarters Address: Super Micro Computer, Inc. 980 Rock Ave. San Jose, CA 95131 U.S.A. Tel: +1 (408) 503-8000 Fax: +1 (408) 503-8008 Email: marketing@supermicro.com (General Information) support@supermicro.com (Technical Support) Web Site: www.supermicro.com Europe Address: Super Micro Computer B.V. Het Sterrenbeeld 28, 5215 ML 's-Hertogenbosch, The Netherlands Tel:...
  • Page 6: Table Of Contents

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Table of Contents Preface Chapter 1 Overview Overview ......................1-1 Processor and Chipset Overview..............1-11 Special Features ................... 1-12 PC Health Monitoring ..................1-12 ACPI Features ....................1-13 Power Supply ....................1-13 Super I/O ....................... 1-14 Advanced Power Management ..............1-14 ®...
  • Page 7 Table of Contents Front Control Panel ..................2-20 Front Control Panel Pin Defi nitions............... 2-21 NMI Button ....................2-21 Power LED ....................2-21 HDD LED ....................2-22 NIC1/NIC2 LED Indicators ............... 2-22 Overheat (OH)/Fan Fail LED..............2-23 Power Fail LED ..................2-23 Reset Button ...................
  • Page 8 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Serial ATA Ports..................2-40 SAS Ports ....................2-40 Chapter 3 Troubleshooting Troubleshooting Procedures ................3-1 Technical Support Procedures ................ 3-5 Battery Removal and Installation ..............3-6 Frequently Asked Questions ................3-7 Returning Merchandise for Service..............3-8 Chapter 4 BIOS Introduction ......................
  • Page 9: Chapter 1 Overview

    Two (2) Serial ATA cables (CBL-0044Lx2) • Two (2) I-Pass to 4 Serial ATA (50-cm) cables (CBL-097L-03x2) (X9DBU-3F) • One (1) I-Pass to 4 Serial ATA (50-cm) cables (CBL-097L-03) (X9DBU-iF) • One I/O Shield (MCP-260-00027-0N) • One (1) Quick Reference Guide (MNL-1294-QRG)
  • Page 10 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Motherboard Image Note: All graphics shown in this manual were based upon the latest PCB revision available at the time of publishing of the manual. The motherboard you've received may or may not look exactly the same as the graphics...
  • Page 11 Chapter 1: Overview Motherboard Layout USB0/1 LED3 COM1 JPL1 LAN2 LAN1 KB/MOUSE JPW4 CTRL IPMI_LAN 82580 LED1 CTRL JI2C1 JI2C2 XDP_CPU JPW3 JPG1 Battery XDP_PCH JPW2 I-SATA5 I-SATA4 I-SATA3 Intel IOH I-SATA2 I-SATA1 BIOS I-SATA0 X9DBU Rev. 1.02 JBT1 BUZZER JPW1 SAS4~7 FAN3...
  • Page 12 X9DBU-3F/X9DBU-iF Motherboard User’s Manual X9DBU-3F/X9DBU-iF Quick Reference LED3 USB0/1 COM1 JPL1 LAN2 LAN1 KB/MOUSE JPW4 CTRL IPMI_LAN 82580 LED1 CTRL JI2C1 JI2C2 XDP_CPU JPW3 JPG1 Battery XDP_PCH JPW2 I-SATA5 I-SATA4 I-SATA3 Intel IOH I-SATA2 I-SATA1 BIOS I-SATA0 X9DBU Rev. 1.02...
  • Page 13 Chapter 1: Overview X9DBU-3F/X9DBU-iF Jumpers Jumper Description Default Setting JBT1 Clear CMOS See Chapter 3 C1/JI SMB to PCI-E Slots Open (Normal) JPB1 BMC Enable Pins 1-2 (Enabled) JPG1 VGA Enable Pins 1-2 (Enabled) JPL1 LAN1/LAN2 Enable Pins 1-2 (Enabled)
  • Page 14 X9DBU-3F/X9DBU-iF Motherboard User’s Manual SAS 0~3, 4~7 Serial-Link S-SATA/SAS 0~3, SAS 4~7 SXB1 CPU1/CPU2 PCI-Exp. 3.0 x8 + x8 Slot S X B 2 ( C P U 2 ) / (CPU2) SXB2 PCI-Exp. 3.0 x8/CPU1)/SXB3 PCI-Exp. 3.0 x8 SXB3 (CPU1)
  • Page 15 1GB, 2GB, 4GB, 8GB,16GB and DIMM 32GB @ 1.35V/1.5V • Virtualization: VT-x, VT-d, and VT-c • Chipset Intel® C602 (X9DBU-iF)/C606 (X9DBU-3F) PCH • Graphics Matrox G200eW Video Controller • Network Intel I350 Gigabit Ethernet Controller for LAN ports 1/2 I/O Devices SATA/SAS Connections •...
  • Page 16 X9DBU-3F/X9DBU-iF Motherboard User’s Manual IPMI 2.0 • Nuvoton WPCM450R Base-board Controller (BMC) supports IPMI_LAN 2.0 Serial (COM) Port • Two (2) Fast UART 16550 connections: 9-pin RS- 232 port Keyboard/Mouse • Back Panel USB Keyboard/Mouse • PS/2 Keyboard/Mouse Graphics Output •...
  • Page 17 Chapter 1: Overview • CPU/System overheat LED and control • CPU Thermal Trip support • Thermal Monitor 2 (TM2) support Fan Control • Fan status monitoring with fi rmware thermal man- agement control via IPMI • Low noise fan speed control LED Indicators •...
  • Page 18 X9DBU-3F/X9DBU-iF Motherboard User’s Manual #F-2 #F-1 #E-2 #C-2 #E-1 #C-1 #D-2 #B-2 #D-1 #B-1 CPU1 CPU2 #A-2 #A-1 DDR3 DDR3 #3A/B #3C/D #1B #1A #1A/B #3C/D Uplink PCI-E X8 G3 PCI-E 4GB/s PCI-E X8 G3 X4 G3 PCI-E X8 G3...
  • Page 19: Processor And Chipset Overview

    With support of Intel QuickPath interconnect (QPI) Technology, the X9DBU-3F/ X9DBU-iF motherboard offers point-to-point serial interconnect interface with a transfer speed of up to 8.0 GT/s, providing superb system performance. The C602/C606 chipset provides extensive IO support, including the following functions and capabilities: •...
  • Page 20: Special Features

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Special Features Recovery from AC Power Loss The Basic I/O System (BIOS) provides a setting that determines how the system will respond when AC power is lost and then restored to the system. You can choose for the system to remain powered off (in which case you must press the power switch to turn it back on), or for it to automatically return to the power-on state.
  • Page 21: Acpi Features

    It is even more important for processors that have high CPU clock rates. The X9DBU-3F/X9DBU-iF motherboard accommodates 24-pin ATX power sup- plies. Although most power supplies generally meet the specifi cations required by the CPU, some are inadequate. In addition, two 12V 8-pin power connections (JPW2/JPW3) and the 4-Pin Power Connector (JPW4) are also required to ensure adequate power supply to the system.
  • Page 22: Super I/O

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual It is strongly recommended that you use a high quality power supply that meets ATX power supply Specifi cation 2.02 or above. It must also be SSI compliant. (For more information, please refer to the website at http://www.ssiforum.org/). Additionally, in areas where noisy power transmission is present, you may choose to install a line fi...
  • Page 23: Management Engine (Me)

    Chapter 1: Overview Management Engine (ME) The Management Engine, which is an ARC controller embedded in the PCH, pro- vides Server Platform Services (SPS) to your system. The services provided by SPS are different from those provided by the ME on client platforms. Introduction to the IPMI Controller The Nuvoton WPCM450R Controller, a Baseboard Management Controller (BMC), supports 2D/VGA-compatible Graphic Cores with PCI interface, creating multi-media...
  • Page 24 X9DBU-3F/X9DBU-iF Motherboard User’s Manual • Event Log • X-Bus parallel interface for I/O expansion • Multiple ADC inputs, Analog and Digital Video outputs • SPI Flash Host BIOS and fi rmware bootstrap program supported • Reduced Media Independent Interface (RMII) •...
  • Page 25: Chapter 2 Installation

    Chapter 2: Installation Chapter 2 Installation Standardized Warning Statements The following statements are industry-standard warnings, provided to warn the user of situations which have the potential for bodily injury. Should you have questions or experience diffi culty, contact Supermicro's Technical Support department for assis- tance.
  • Page 26 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Attention Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer que par une pile de type semblable ou équivalent, recommandée par le fabricant. Jeter les piles usagées conformément aux instructions du fabricant. ¡Advertencia! Existe peligro de explosión si la batería se reemplaza de manera incorrecta.
  • Page 27 Chapter 2: Installation Product Disposal Warning! Ultimate disposal of this product should be handled according to all national laws and regulations. 製品の廃棄 この製品を廃棄処分する場合、 国の関係する全ての法律 ・ 条例に従い処理する必要が あります。 警告 本产品的废弃处理应根据所有国家的法律和规章进行。 警告 本產品的廢棄處理應根據所有國家的法律和規章進行。 Warnung Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen des Landes erfolgen.
  • Page 28: Static-Sensitive Devices

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual ‫ﺍﻟﻘﻮﺍﻧﻴﻦ ﻭﺍﻟﻠﻮﺍﺋﺢ ﺍﻟﻮﻁﻨﻴﺔ‬ ‫ﺠﻤﻴﻊ‬ ‫ﻭﻓﻘﺎ ﻟ‬ ‫ﻳﻨﺒﻐﻲ ﺍﻟﺘﻌﺎﻣﻞ ﻣﻌﻪ‬ ‫ﻫﺬﺍ ﺍﻟﻤﻨﺘﺞ‬ ‫ﻣﻦ‬ ‫ﺍﻟﺘﺨﻠﺺ ﺍﻟﻨﻬﺎﺋﻲ‬ ‫ﻋﻨﺪ‬ 경고! 이 제품은 해당 국가의 관련 법규 및 규정에 따라 폐기되어야 합니다. Waarschuwing De uiteindelijke verwijdering van dit product dient te geschieden in overeenstemming met alle nationale wetten en reglementen.
  • Page 29: Processor And Heatsink Installation

    Chapter 2: Installation Processor and Heatsink Installation When handling the processor package, avoid placing direct pressure on the label area of the fan. Notes: • Always connect the power cord last, and always remove it before adding, removing, or changing any hardware components. Make sure that you install the processor into the CPU socket before you install the CPU heatsink.
  • Page 30 X9DBU-3F/X9DBU-iF Motherboard User’s Manual 4. After removing the plastic cap, hold the CPU at the north and south center edges with your thumb and index fi nger,. 5. Align the CPU key, which is a semi-circle cutout, with the socket key, which is the notch below the gold color dot on the side of the socket.
  • Page 31: Installing A Passive Cpu Heatsink

    Chapter 2: Installation Installing a Passive CPU Heatsink 1. Apply the proper amount of thermal grease to the heatsink. 2. Place the heatsink on top of the CPU so that the two mounting holes on the heatsink are aligned with those on the retention mechanism. 3.
  • Page 32: Removing The Passive Heatsink

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Removing the Passive Heatsink Warning: We do not recommend that the CPU or the heatsink be removed. However, if you do need to remove the heatsink, please follow the instructions below to uninstall the heatsink to avoid damaging the CPU or other components.
  • Page 33: Installing And Removing The Memory Modules

    Chapter 2: Installation Installing and Removing the Memory Modules Note: Check Supermicro's website for recommended memory modules. CAUTION Exercise extreme care when installing or removing DIMM modules to prevent any possible damage. Installing & Removing DIMMs 1. Insert the desired number of DIMMs into the memory slots, starting with P1- DIMM #1A.
  • Page 34 Memory Support for the Motherboard X9DBU-3F/X9DBU-iF The X9DBU-3F/X9DBU-iF Motherboard supports up to 384 GB Registered (RDIMM)/Load Reduced (LRDIMM) ECC or Unbuffered (UDIMM) ECC/Non-ECC DDR3 memory with speeds of 1600/1333/1066/800 MHz in 12 DIMM slots. For the latest memory updates, please refer to our website a at http://www.supermicro.com/ products/motherboard.
  • Page 35 Chapter 2: Installation Populating UDIMM (ECC/Non-ECC) Memory Modules Intel E5-2400 Series Processor UDIMM Memory Support Ranks Per Memory Capacity Speed (MT/s) and Voltage Validated by Slot DIMM & Per DIMM per Channel (SPC) and DIMM Per Channel Data Width (DPC) (See the Note below) 2 Slots Per Channel 1DPC...
  • Page 36 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Populating LRDIMM (ECC) Memory Modules Intel E5-2600 Series Processor LRDIMM Memory Support Ranks Per Memory Capacity Speed (MT/s) and Voltage Validated DIMM & Data Per DIMM by Slot per Channel (SPC) and Width DIMM Per Channel (DPC)
  • Page 37: Motherboard Installation

    Chapter 2: Installation Motherboard Installation All motherboards have standard mounting holes to fi t different types of chassis. Make sure that the locations of all the mounting holes for both motherboard and chassis match. Although a chassis may have both plastic and metal mounting fas- teners, metal ones are highly recommended because they ground the motherboard to the chassis.
  • Page 38: Installing The Motherboard

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Installing the Motherboard 1. Install the I/O shield into the chassis. 2. Locate the mounting holes on the motherboard. 3. Locate the matching mounting holes on the chassis. Align the mounting holes on the motherboard with the mounting holes on the chassis.
  • Page 39: Control Panel Connectors And I/O Ports

    Chapter 2: Installation Control Panel Connectors and I/O Ports The I/O ports are color-coded in conformance with the PC 99 specifi cation. See the picture below for the colors and locations of the various I/O ports. Back Panel Connectors and I/O Ports USB0/1 LED3 COM1...
  • Page 40: Atx Ps/2 Keyboard And Mouse Ports

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual ATX PS/2 Keyboard and Mouse PS/2 Keyboard/Mouse Pin Defi nitions Ports PS2 Keyboard PS2 Mouse The ATX PS/2 keyboard and PS/2 Pin# Defi nition Pin# Defi nition mouse are located next to the Back KB Data...
  • Page 41: Serial Ports

    Chapter 2: Installation Serial Ports Serial COM) Ports Pin Defi nitions Two COM connections (COM1 & Pin # Defi nition Pin # Defi nition COM2) are located on the mother- board. COM1 is located on the Back panel I/O panel. COM2, located next to the TPM/Port 80 header, provides front access support.
  • Page 42: Ethernet Ports

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Ethernet Ports LAN Ports Pin Defi nition Two Gigabit Ethernet ports (LAN1/2) Pin# Defi nition are located on the I/O backplane on P2V5SB SGND the motherboard to provide Ethernet TD0+ Act LED connections. In addition, an IPMI...
  • Page 43: Unit Identifi Er Switch

    Chapter 2: Installation Unit Identifi er Switch UID Switch A Unit Identifier (UID) Switch and Pin# Defi nition two LED Indicators are located on Ground the motherboard. The UID Switch is Ground located next to the GLAN 2 port on Button In the backplane.
  • Page 44: Front Control Panel

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Front Control Panel JF1 contains header pins for various buttons and indicators that are normally lo- cated on a control panel at the front of the chassis. These connectors are designed specifi cally for use with Supermicro's server chassis. See the fi gure below for the descriptions of the various control panel buttons and LED indicators.
  • Page 45: Front Control Panel Pin Defi Nitions

    Chapter 2: Installation Front Control Panel Pin Defi nitions NMI Button NMI Button Pin Defi nitions (JF1) The non-maskable interrupt button Pin# Defi nition header is located on pins 19 and 20 Control of JF1. Refer to the table on the right Ground for pin defi...
  • Page 46: Hdd Led

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual HDD LED HDD LED Pin Defi nitions (JF1) The HDD LED connection is located Pin# Defi nition on pins 13 and 14 of JF1. Attach a 3.3V Standby cable here to indicate HDD activ- HD Active ity.
  • Page 47: Overheat (Oh)/Fan Fail Led

    Chapter 2: Installation Overheat (OH)/Fan Fail LED OH/Fan Fail/PWR Fail LED Pin Defi nitions (JF1) Connect an LED cable to pins 7 and 8 Pin# Defi nition of JF1 to provide advanced warnings of chassis overheating and fan failure. OH/Fan Fail LED) Refer to the table on the right for pin OH/Fan Fail Indicator defi...
  • Page 48: Reset Button

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Reset Button Reset Button Pin Defi nitions (JF1) The Reset Button connection is located Pin# Defi nition on pins 3 and 4 of JF1. Attach it to a Reset hardware reset switch on the computer Ground case.
  • Page 49: Connecting Cables

    Chapter 2: Installation Connecting Cables ATX Power 24-pin Connector Pin Defi nitions Power Connectors Pin# Defi nition Pin # Defi nition 2 4 - p i n m a i n p o w e r s u p p l y +3.3V +3.3V connector(JPW1), two 8-pin CPU PWR...
  • Page 50: Fan Headers

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Fan Headers Fan Header Pin Defi nitions This motherboard has six system/CPU Pin# Defi nition fan headers (Fan 1~Fan 4, Fan A and Ground FAN B) on the motherboard. All these +12V 4-pin fans headers are backward com- Tachometer patible with the traditional 3-pin fans.
  • Page 51: Buzzer

    Chapter 2: Installation Buzzer Internal Buzzer (SP1) Pin Defi nition The buzzer, located at SP1, can be Pin# Defi nitions used to provide audible indications Pin 1 Pos. (+) Beep In for various beep codes. See the table Pin 2 Neg.
  • Page 52: Tpm Header/Port 80

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual TPM Header/Port 80 TPM/Port 80 Header Pin Defi nitions A Trusted Platform Module/Port 80 Pin # Defi nition Pin # Defi nition header is located at JTPM1 to provide LCLK TPM support and Port 80 connection.
  • Page 53: Power Smb (I 2 C) Connector

    Chapter 2: Installation Power SMB (I C) Connector PWR SMB Pin Defi nitions Power System Management Bus (I Pin# Defi nition Connector (JPI C1) monitors power Clock supply, fan and system temperatures. Data See the table on the right for pin PWR Fail defi...
  • Page 54: T-Sgpio 1/2 Headers

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual T-SGPIO 1/2 Headers T-SGPIO Pin Defi nitions Two SGPIO (Serial-Link General Pin# Defi nition Defi nition Purpose Input/Output) headers are located between Fan A and Fan B on Ground Data the motherboard. These headers sup- Load...
  • Page 55: Power Led/Speaker

    Chapter 2: Installation Power LED/Speaker PWR LED Connector Pin Defi nitions On JD1 header, pins 1-3 are used for Pin Setting Defi nition power LED indication, and pins 4-7 are Pin 1 Anode (+) for the speaker. See the tables on the Pin2 Cathode (-) right for pin defi...
  • Page 56: Jumper Settings

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Jumper Settings Explanation of Jumpers Connector Pins To modify the operation of the motherboard, jumpers can be used to choose between optional settings. Jumpers create shorts be- Jumper tween two pins to change the function of the connector.
  • Page 57: Cmos Clear

    Chapter 2: Installation CMOS Clear JBT1 is used to clear CMOS. Instead of pins, this "jumper" consists of contact pads to prevent accidental clearing of CMOS. To clear CMOS, use a metal object such as a small screwdriver to touch both pads at the same time to short the connection. Always remove the AC power cord from the system before clearing CMOS.
  • Page 58: Vga Enable

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual VGA Enable VGA Enable Jumper Settings Jumper JPG1 allows the user to en- Jumper Setting Defi nition able the onboard VGA connectors. The Enabled (Default) default setting is 1-2 to enable the con- Disabled nection. See the table on the right for jumper settings.
  • Page 59: Management Engine (Me) Recovery

    Chapter 2: Installation Management Engine (ME) Recovery ME Recovery Jumper Settings Use Jumper JPME1 to select ME Firm- Jumper Setting Defi nition ware Recovery mode, which will limit Normal (Default) resource allocation for essential system ME Recovery operation only in order to maintain nor- mal power operation and management.
  • Page 60 X9DBU-3F/X9DBU-iF Motherboard User’s Manual C Bus to PCI-Exp. Slots C to PCI-Exp Jumper Settings Jumpers JI C1 and JI C2 allow you Jumper Setting Defi nition to connect the System Management Closed Enabled Bus (I C) to PCI-Express slots. The...
  • Page 61: Onboard Led Indicators

    Chapter 2: Installation Onboard LED Indicators Link LED Activity LED GLAN LEDs The LAN 1/2 ports are located on the IO Rear View (when facing the rear side of the chassis) Backplane. Each Ethernet LAN port has GLAN Activity Indicator (Left) two LEDs.
  • Page 62: Onboard Power Led

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Onboard Power LED Onboard PWR LED Indicator (LE1) LED Settings An Onboard Power LED is located at LED Color Status LED2 on the motherboard. When this System Off (PWR cable not connected) LED is on, the system is on. Be sure to...
  • Page 63: Bmc Heartbeat Led

    Chapter 2: Installation BMC Heartbeat LED BMC Heartbeat LED Status A BMC Heartbeat LED is located at Color/State Defi nition LED1 on the motherboard. When LED1 Green: BMC: Normal is blinking, BMC functions normally. See Blinking the table at right for more information. A.
  • Page 64: 2-10 Serial Ata Connections

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual 2-10 Serial ATA Connections Serial ATA Ports Serial ATA/SAS Pin Defi nitions There are six Serial ATA Ports (I-SATA0~I- SATA 5) located on the motherboard, in- Pin# Defi nition cluding four SATA2 ports and two SATA3 Ground ports.
  • Page 65: Chapter 3 Troubleshooting

    Chapter 3: Troubleshooting Chapter 3 Troubleshooting Troubleshooting Procedures Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter. Warning: Always disconnect the power cord before adding, changing or installing any hardware components.
  • Page 66 X9DBU-3F/X9DBU-iF Motherboard User’s Manual No Video 1. If the power is on, but you have no video, remove all add-on cards and cables. 2. Use the speaker to determine if any beep codes exist. Refer to Appendix A for details on beep codes.
  • Page 67 Chapter 3: Troubleshooting Memory Errors When a No Memory Beep Code is issued by the system, check the following: 1. Make sure that the memory modules are compatible with the system and that the DIMM modules are properly and fully installed. (For memory compatibility, refer to the Memory Compatibility Chart posted on our website at http://www.
  • Page 68 X9DBU-3F/X9DBU-iF Motherboard User’s Manual 4. System cooling: Check system cooling to make sure that all cooling fans and system fans work properly. Check Hardware Monitoring settings in the BIOS to make sure that the CPU and System temperatures are within the normal range.
  • Page 69: Technical Support Procedures

    Chapter 3: Troubleshooting Technical Support Procedures Before contacting Technical Support, please take the following steps. Also, please note that as a motherboard manufacturer, Supermicro also sells motherboards through its channels, so it is best to fi rst check with your distributor or reseller for troubleshooting services.
  • Page 70: Battery Removal And Installation

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Battery Removal and Installation Battery Removal To remove the onboard battery, follow the steps below: 1. Power off your system and unplug your power cable. 2. Locate the onboard battery. 3. Using a tool such as a pen or a small screwdriver, push the battery lock out- wards to unlock it.
  • Page 71: Frequently Asked Questions

    Chapter 3: Troubleshooting Frequently Asked Questions Question: What are the various types of memory that my motherboard can support? Answer: The motherboard supports Registered (RDIMM)/Load Reduced (LRDIMM) ECC or Unbuffered (UDIMM) ECC/Non-ECC DDR3 DIMM modules. To enhance memory performance, do not mix memory modules of different speeds and sizes. Please follow all memory installation instructions given on Section 2-4 in Chapter 2.
  • Page 72: Returning Merchandise For Service

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Returning Merchandise for Service A receipt or copy of your invoice marked with the date of purchase is required before any warranty service will be rendered. You can obtain service by calling your ven- dor for a Returned Merchandise Authorization (RMA) number. When returning the...
  • Page 73: Chapter 4 Bios

    BIOS Introduction This chapter describes the AMI BIOS Setup utility for the X9DBU-3F/X9DBU-iF. It also provides the instructions on how to navigate the AMI BIOS Setup utility screens. The AMI ROM BIOS is stored in a Flash EEPROM and can be easily updated.
  • Page 74: Main Setup

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual How To Change the Confi guration Data The confi guration data that determines the system parameters may be changed by entering the AMI BIOS Setup utility. This Setup utility can be accessed by pressing <Delete> at the appropriate time during system boot.
  • Page 75 Chapter 4: AMI BIOS System Date This item displays the system date in Day MM/DD/YY format (e.g. Wed 10/12/2012). System Time This item displays the system time in HH:MM:SS format (e.g. 15:32:52). Supermicro X9DBU Version This item displays the SMC version of the BIOS ROM used in this system. Build Date This item displays the date that the BIOS ROM was built.
  • Page 76: Advanced Setup Confi Gurations

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Advanced Setup Confi gurations Use the arrow keys to select Advanced Setup and press <Enter> to access the following submenu items. Boot Features Quiet Boot This feature allows the user to select bootup screen display between POST mes- sages and the OEM logo.
  • Page 77 Chapter 4: AMI BIOS Interrupt 19 Capture Interrupt 19 is the software interrupt that handles the boot disk function. When this item is set to Enabled, the ROM BIOS of the host adaptors will "capture" Interrupt 19 at bootup and allow the drives that are attached to these host adaptors to function as bootable disks.
  • Page 78 X9DBU-3F/X9DBU-iF Motherboard User’s Manual • CPU Signature • Microcode Patch • CPU Stepping • Maximum CPU Speed • Minimum CPU Speed • Processor Cores • Intel HT (Hyper-Threading) Technology • Intel VT-x Technology • Intel SMX Technology • L1 Data Cache •...
  • Page 79 Chapter 4: AMI BIOS Hyper-threading Select Enabled to support Intel Hyper-threading Technology to enhance CPU per- formance. The options are Enabled and Disabled. Active Processor Cores Set to Enabled to use a processor's second core and above. (Please refer to Intel's website for more information.) The options are All, 1, and 2.
  • Page 80 X9DBU-3F/X9DBU-iF Motherboard User’s Manual DCU IP Prefetcher Select Enabled for DCU (Data Cache Unit) IP Prefetcher support, which will prefetch IP addresses to improve network connectivity and system performance. The options are Enabled and Disabled. ® Intel Virtualization Technology (Available when supported by the CPU)
  • Page 81 Chapter 4: AMI BIOS CPU C6 Report (Available when Power Technology is set to Custom) Select Enabled to allow the BIOS to report the CPU C6 State (ACPI C3) to the operating system. During the CPU C6 State, the power to all cache is turned off.
  • Page 82 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Short Duration Power Limit During Turbo Mode, the system may exceed the processors default power setting and exceed the Short Duration Power limit. By increasing this value, the processor can provide better performance for short duration. This item displays the time period during which short duration power is maintained.
  • Page 83 Chapter 4: AMI BIOS Port 3A Link Speed Select GEN1 to enable PCI-Exp Generation 1 support for Port 3A. Select GEN2 to enable PCI-Exp Generation 2 support for Port 3A. Select GEN3 to enable PCI-Exp Generation 3 support for Port 3A. The options are GEN1, GEN2, and GEN3.
  • Page 84 X9DBU-3F/X9DBU-iF Motherboard User’s Manual SXB1, SXB2 Slot CTLE Value Use this feature to select the PCIE GEN3 CTLE value. The default value is Auto. QPI Confi guration Current QPI Link Speed This item displays the current status of the QPI Link.
  • Page 85 Chapter 4: AMI BIOS  DIMM Information This section displays the following DIMM information. Memory Mode When Independent is selected, all DIMMs are available to the operating system. When Mirroring is selected, the motherboard maintains two identical copies of all data in memory for data backup.
  • Page 86 X9DBU-3F/X9DBU-iF Motherboard User’s Manual source). Memory is updated as well. Select Enabled to use Demand Scrubbing for ECC memory correction. The options are Enabled and Disabled. Data Scrambling Select Enabled to enable data scrambling to ensure data security and integrity.
  • Page 87 Chapter 4: AMI BIOS Port 60/64 Emulation Select Enabled to enable I/O port 60h/64h emulation support for the legacy USB keyboard so that it can be fully supported by the operating systems that does not recognize a USB device. The options are Disabled and Enabled. EHCI Hand-Off This item is for operating systems that do not support Enhanced Host Controller Interface (EHCI) hand-off.
  • Page 88 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Port 0~5 Hot Plug Select Enabled to enable hot-plug support for a particular port, which will allow the user to change a hardware component or device without shutting down the system. The options are Enabled and Disabled.
  • Page 89 Chapter 4: AMI BIOS PCI Latency Timer Use this feature to set the latency Timer of each PCI device installed on a PCI bus. Select 64 to set the PCI latency to 64 PCI clock cycles. The options are 32, 64, 96, 128, 160, 192, 224 and 248.
  • Page 90 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Load Onboard LAN1 Option ROM/Load Onboard LAN2 Option ROM Select Enabled to enable the onboard LAN1 Option ROM~LAN2 Option ROM. This is to boot the computer using a network device. The default setting for LAN1 Op- tion ROM is Enabled, and the default setting for LAN2 Option ROM is Disabled.
  • Page 91 Chapter 4: AMI BIOS Device Settings This item displays the settings of Serial Port 2. Change Settings This option specifi es the base I/O port address and the Interrupt Request address of Serial Port 1. Select Disabled to prevent the serial port from accessing any system resources.
  • Page 92 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Bits Per second Use this feature to set the transmission speed for a serial port used in Console Redirection. Make sure that the same speed is used in the host computer and the client computer. A lower transmission speed may be required for long and busy lines.
  • Page 93 Chapter 4: AMI BIOS Legacy OS Redirection Resolution Use this feature to select the number of rows and columns used in Console Redirection for legacy OS support. The options are 80x24 and 80x25. Putty KeyPad This feature selects Function Keys and KeyPad settings for Putty, which is a terminal emulator designed for the Windows OS.
  • Page 94 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Flow Control This feature allows the user to set the fl ow control for Console Redirection to prevent data loss caused by buffer overfl ow. Send a "Stop" signal to stop send- ing data when the receiving buffer is full. Send a "Start" signal to start sending data when the receiving buffer is empty.
  • Page 95 Chapter 4: AMI BIOS Trusted Computing (Available when a TPM device is detected by the BIOS) Confi guration TPM Support Select Enabled on this item and enable the TPM jumper on the motherboard to enable TPM support to improve data integrity and network security. The options are Enabled and Disabled.
  • Page 96 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Chipset: TXT (Trusted Execution Technology) Feature Intel TXT (LT-SX) Confi guration This feature displays the following TXT confi guration setting. TXT (LT-SX) Support: This item indicates if the Intel TXT support is enabled or disabled. The default setting is Disabled.
  • Page 97: Event Logs

    Chapter 4: AMI BIOS Event Logs Use this feature to confi gure Event Log settings.  Change SMBIOS Event Log Settings This feature allows the user to confi gure SMBIOS Event settings. Enabling/Disabling Options SMBIOS Event Log Select Enabled to enable SMBIOS (System Management BIOS) Event Logging during system boot.
  • Page 98 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Erasing Settings Erase Event Log Select Enabled to erase the SMBIOS (System Management BIOS) Event Log, which is completed before an event logging is initialized upon system reboot. The options are No, Yes, next reset, and Yes, every reset.
  • Page 99: Ipmi

    Chapter 4: AMI BIOS IPMI Use this feature to confi gure Intelligent Platform Management Interface (IPMI) settings. IPMI Firmware Revision This item indicates the IPMI fi rmware revision used in your system. IPMI Status This item indicates the status of the IPMI fi rmware installed in your system. ...
  • Page 100 X9DBU-3F/X9DBU-iF Motherboard User’s Manual When SEL is Full This feature allows the user to decide what the BIOS should do when the system event log is full. Select Erase Immediately to erase all events in the log when the system event log is full. The options are Do Nothing and Erase Immediately.
  • Page 101: Boot

    Chapter 4: AMI BIOS Gateway IP Address This item displays the Gateway IP address for this computer. This should be in decimal and in dotted quad form (i.e., 192.168.10.253). Boot This submenu allows the user to confi gure the following boot settings for the system.
  • Page 102: Security

    X9DBU-3F/X9DBU-iF Motherboard User’s Manual Security This menu allows the user to confi gure the following security settings for the system. Administrator Password Use this feature to set the Administrator Password which is required to enter the BIOS setup utility. The length of the password should be from 3 characters to 20 characters long.
  • Page 103: Save & Exit

    Chapter 4: AMI BIOS Save & Exit This submenu allows the user to confi gure the Save and Exit settings for the system. Discard Changes and Exit Select this option to quit the BIOS Setup without making any permanent changes to the system confi...
  • Page 104 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Discard Changes Select this feature and press <Enter> to discard all the changes and return to the BIOS setup. When the dialog box appears, asking you if you want to load previ- ous values, select Yes to load the values previous saved, or select No to keep the changes you've made so far.
  • Page 105: Appendix A Bios Error Beep Codes

    Appendix A: BIOS POST Error Codes Appendix A BIOS Error Beep Codes During the POST (Power-On Self-Test) routines, which are performed at each system boot, errors may occur. Non-fatal errors are those which, in most cases, allow the system to continue to boot.
  • Page 106 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Notes...
  • Page 107: Appendix B Software Installation Instructions

    Appendix B: Software Installation Instructions Appendix B Software Installation Instructions B-1 Installing Software Programs After you've installed the operating system, a screen as shown below will appear. You are ready to install software programs and drivers that have not yet been in- stalled.
  • Page 108 X9DBU-3F/X9DBU-iF Motherboard User’s Manual B-2 Confi guring SuperDoctor III The SuperDoctor® III program is a Web-based management tool that supports remote management capability. It includes Remote and Local Management tools. The local management is called the SD III Client. The SuperDoctor® III program included on the CDROM that came with your motherboard allows you to monitor the environment and operations of your system.
  • Page 109 Appendix B: Software Installation Instructions SuperDoctor® III Interface Display Screen-II (Remote Control) Note: The SDIII utility and the user guide can be downloaded from our website at: http://www.supermicro.com/products/accessories/software/ SuperDoctorIII.cfm. For Linux, we will still recommend that you use SuperDoctor® II.
  • Page 110 X9DBU-3F/X9DBU-iF Motherboard User’s Manual Notes...
  • Page 111 (Disclaimer Continued) The products sold by Supermicro are not intended for and will not be used in life support systems, medical equipment, nuclear facilities or systems, aircraft, aircraft devices, aircraft/emergency communication devices or other critical systems whose failure to perform be reasonably expected to result in signifi cant injury or loss of life or catastrophic property damage.

This manual is also suitable for:

X9dbu-3fMbd-x9dbu-3f-oMbd-x9dbu-3f-b

Table of Contents