Ontario Mem & Pcie I/F, Ap - Clevo W24ABL Service Manual

Notebook computer
Table of Contents

Advertisement

Ontario MEM & PCIE I/F, AP
5,6
MEM_AD DR[15:0]
MEM_ADDR0
M_ADD0
MEM_ADD R1
H19
ONTARIO (2.0)
M_ADD1
MEM_ADD R2
J17
PART 1 OF 5
M_ADD2
MEM_ADD R3
H18
M_ADD3
MEM_ADD R4
H17
M_ADD4
MEM_ADD R5
G17
M_ADD5
MEM_ADD R6
H15
M_ADD6
MEM_ADD R7
G18
M_ADD7
MEM_ADD R8
F19
M_ADD8
MEM_ADD R9
E19
M_ADD9
MEM_ADD R10
T19
M_ADD10
MEM_ADD R11
F17
M_ADD11
MEM_ADD R12
E18
M_ADD12
MEM_ADD R13
W17
M_ADD13
MEM_ADD R14
E16
M_ADD14
MEM_ADD R15
G15
M_ADD15
R18
5,6
MEM_BANK0
M_BANK0
T18
5,6
MEM_BANK1
M_BANK1
F16
M_BANK2
5,6
MEM_BANK2
5,6
MEM_DM[7:0]
MEM_D M0
D15
M_DM0
MEM_D M1
B19
M_DM1
MEM_D M2
D21
M_DM2
MEM_D M3
H22
M_DM3
MEM_D M4
P23
M_DM4
MEM_D M5
V23
M_DM5
MEM_D M6
AB20
M_DM6
AA16
MEM_D M7
M_DM7
A16
M_DQS_H0
5,6
MEM_DQS_H0
B16
M_DQS_L0
5,6
MEM_DQS_L0
B20
M_DQS_H1
5,6
MEM_DQS_H1
A20
M_DQS_L1
5,6
MEM_DQS_L1
E23
M_DQS_H2
5,6
MEM_DQS_H2
E22
5,6
MEM_DQS_L2
M_DQS_L2
J22
5,6
MEM_DQS_H3
M_DQS_H3
J23
5,6
MEM_DQS_L3
M_DQS_L3
R22
5,6
MEM_DQS_H4
M_DQS_H4
P22
M_DQS_L4
5,6
MEM_DQS_L4
W22
M_DQS_H5
5,6
MEM_DQS_H5
V22
M_DQS_L5
5,6
MEM_DQS_L5
AC20
M_DQS_H6
5,6
MEM_DQS_H6
AC21
M_DQS_L6
5,6
MEM_DQS_L6
AB16
M_DQS_H7
5,6
MEM_DQS_H7
AC16
5,6
MEM_DQS_L7
M_DQS_L7
M17
5
MEM_CLK_H 0
M_CLK_H0
M16
5
MEM_CLK_L0
M_CLK_L0
M19
M_CLK_H1
5
MEM_CLK_H 1
M18
M_CLK_L1
5
MEM_CLK_L1
N18
M_CLK_H2
6
MEM_CLK_H 2
N19
M_CLK_L2
6
MEM_CLK_L2
L18
M_CLK_H3
6
MEM_CLK_H 3
L17
M_CLK_L3
6
MEM_CLK_L3
L23
5,6
MEM_RESET#
M_RESET_L
N17
5,6
MEM_EVENT#
M_EVENT_L
F15
M_CKE0
5,6
MEM_C KE0
E15
M_CKE1
5,6
MEM_C KE1
W19
5
D IMM0_ODT0
M0_ODT0
V15
M0_ODT1
5
D IMM0_ODT1
U19
6
D IMM1_ODT0
M1_ODT0
W15
6
D IMM1_ODT1
M1_ODT1
T17
M0_CS_L0
5
D IMM0_CS#0
W16
M0_CS_L1
5
D IMM0_CS#1
U17
M1_CS_L0
6
D IMM1_CS#0
V16
M1_CS_L1
6
D IMM1_CS#1
U18
M_RAS_L
5,6
MEM_R AS#
V19
M_CAS_L
5,6
MEM_C AS#
V17
5,6
MEM_WE#
M_WE_L
ONTARIO_APU
MEM_C KE0
MEM_C KE1
Close to APU
ONTARIO MEM & PCIE I/F, AP
MEM_DATA[63:0] 5,6
U1E
B14
MEM_DATA0
M_DATA0
A15
MEM_DATA1
M_DATA1
A17
MEM_DATA2
M_DATA2
D 18
MEM_DATA3
M_DATA3
A14
MEM_DATA4
M_DATA4
C 14
MEM_DATA5
M_DATA5
C 16
MEM_DATA6
M_DATA6
D 16
MEM_DATA7
M_DATA7
C 18
MEM_DATA8
M_DATA8
A19
MEM_DATA9
M_DATA9
B21
MEM_DATA10
M_DATA10
D 20
MEM_DATA11
M_DATA11
A18
MEM_DATA12
M_DATA12
B18
MEM_DATA13
M_DATA13
A21
MEM_DATA14
M_DATA14
C 20
MEM_DATA15
M_DATA15
C 23
MEM_DATA16
M_DATA16
D 23
MEM_DATA17
M_DATA17
F23
MEM_DATA18
M_DATA18
F22
MEM_DATA19
M_DATA19
C 22
MEM_DATA20
M_DATA20
D 22
MEM_DATA21
M_DATA21
F20
MEM_DATA22
M_DATA22
F21
MEM_DATA23
M_DATA23
H 21
MEM_DATA24
M_DATA24
H 23
MEM_DATA25
M_DATA25
K22
MEM_DATA26
M_DATA26
K21
MEM_DATA27
M_DATA27
G23
MEM_DATA28
M_DATA28
H 20
MEM_DATA29
M_DATA29
K20
MEM_DATA30
1VS
M_DATA30
K23
MEM_DATA31
M_DATA31
R2
2K_1%_04
N 23
MEM_DATA32
M_DATA32
P21
MEM_DATA33
M_DATA33
T20
MEM_DATA34
M_DATA34
T23
MEM_DATA35
M_DATA35
7
C_UMI_P_RX0
M20
MEM_DATA36
M_DATA36
7
C_UMI_N_RX0
P20
MEM_DATA37
M_DATA37
R 23
MEM_DATA38
M_DATA38
7
C_UMI_P_RX1
T22
MEM_DATA39
M_DATA39
7
C_UMI_N_RX1
V20
MEM_DATA40
M_DATA40
7
C_UMI_P_RX2
V21
MEM_DATA41
M_DATA41
7
C_UMI_N_RX2
Y 23
MEM_DATA42
M_DATA42
Y 22
MEM_DATA43
M_DATA43
7
C_UMI_P_RX3
T21
MEM_DATA44
M_DATA44
7
C_UMI_N_RX3
U 23
MEM_DATA45
M_DATA45
W23
MEM_DATA46
M_DATA46
Y 21
MEM_DATA47
M_DATA47
Y 20
MEM_DATA48
M_DATA48
AB22
MEM_DATA49
M_DATA49
AC19
MEM_DATA50
M_DATA50
AA18
MEM_DATA51
M_DATA51
AA23
MEM_DATA52
C842
C843
M_DATA52
AA20
MEM_DATA53
M_DATA53
AB19
MEM_DATA54
10u_6.3V_X5R_06
M_DATA54
Y 18
MEM_DATA55
1000p_50V_X7R_04
M_DATA55
AC17
MEM_DATA56
M_DATA56
Y 16
MEM_DATA57
M_DATA57
AB14
MEM_DATA58
1.5V
M_DATA58
AC14
MEM_DATA59
M_DATA59
AC18
MEM_DATA60
M_DATA60
AB18
MEM_DATA61
M_DATA61
AB15
MEM_DATA62
R 678
M_DATA62
AC15
MEM_DATA63
1K_1%_04
M_DATA63
M23
M_VREF
1.5V
R 681
M22
MEM_ZVDDIO
R 6
39.2_1%_04
1K_1%_04
M_ZVDDIO_MEM_S
C472
*1u_6.3V_Y 5V_04
D02
R6 connection to 1.5V should
be directly to the plane without a long trace
R81
*68_1%_04
R82
*68_1%_04
U 1A
AA6
AB6
P_GPP_RXP0
P_GPP_T XP0
Y 6
AC6
P_GPP_RXN0
P_GPP_T XN0
ONTARIO (2.0)
AB4
AB3
PART 2 OF 5
P_GPP_RXP1
P_GPP_T XP1
AC4
AC3
P_GPP_RXN1
P_GPP_T XN1
AA1
Y1
P_GPP_RXP2
P_GPP_T XP2
AA2
Y2
P_GPP_RXN2
P_GPP_T XN2
Y 4
V3
P_GPP_RXP3
P_GPP_T XP3
Y 3
V4
P_GPP_RXN3
P_GPP_T XN3
ON_ZVD D
Y 14
AA14
ON_ZVSS
R1
P_ZVDD_10
P_ZVSS
AA12
AB12
C9
P_UMI_RXP0
P_UMI_T XP0
Y 12
AC12
C10
P_UMI_RXN0
P_UMI_T XN0
AA10
AC11
C11
P_UMI_RXP1
P_UMI_T XP1
Y 10
AB11
C12
P_UMI_RXN1
P_UMI_T XN1
AB10
AA8
C13
P_UMI_RXP2
P_UMI_T XP2
AC10
Y8
C14
P_UMI_RXN2
P_UMI_T XN2
AC7
AB8
C15
P_UMI_RXP3
P_UMI_T XP3
AB7
AC8
C16
P_UMI_RXN3
P_UMI_T XN3
ONTARIO_APU
ROUTE A-LINK DIFF PAIR @ 85 OHM +/- 10%
C844
0.1u_10V_X7R_04
W/O CPU THERMAL IC®,
PCB
6-17-10300-730
3.3V
PTH 3
10K_1%_NTC_06
1
2
1:2 (4mils:8mils)
R201
PLACE NEAR U1
10K_1%_04
Schematic Diagrams
Sheet 2 of 33
1.27K_1%_04
Ontario MEM &
PCIE I/F, AP
0.1u_10V_X7R_04
C _UMI_P_TX0 7
0.1u_10V_X7R_04
C _UMI_N_TX0 7
0.1u_10V_X7R_04
C _UMI_P_TX1 7
0.1u_10V_X7R_04
C _UMI_N_TX1 7
0.1u_10V_X7R_04
C _UMI_P_TX2 7
0.1u_10V_X7R_04
C _UMI_N_TX2 7
0.1u_10V_X7R_04
C _UMI_P_TX3 7
0.1u_10V_X7R_04
C _UMI_N_TX3 7
THERM_VOLT 20
Ontario MEM & PCIE I/F, AP B - 3

Advertisement

Table of Contents
loading

This manual is also suitable for:

W243blqW249blqW24abz

Table of Contents