Table of Contents

Advertisement

Quick Links

MVME8100 / MVME8110
Installation and Use
P/N: 6806800P25J
August 2015

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MVME8100 and is the answer not in the manual?

Questions and answers

Summary of Contents for Artesyn Embedded Technology MVME8100

  • Page 1 MVME8100 / MVME8110 Installation and Use P/N: 6806800P25J August 2015...
  • Page 2 © Copyright 2015 Artesyn Embedded Technologies, Inc. All rights reserved. Trademarks Artesyn Embedded Technologies, Artesyn and the Artesyn Embedded Technologies logo are trademarks and service marks of © Artesyn Embedded Technologies, Inc. 2015 Artesyn Embedded Technologies, Inc. All other product or service names are the property of their respective owners.
  • Page 3: Table Of Contents

    3.1.1 External Connectors ............61 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 4 4.13 PMC/XMC Sites ..............96 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 5 MVME8100 / MVME8110 Specific U-Boot Commands ........
  • Page 6 Manufacturers’ Documents ............121 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 7 VXS P0 Connector (applicable to MVME8100 only) ....... . .
  • Page 8 List of Tables MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 9 Declaration of Conformity of MVME8100 ........35...
  • Page 10 List of Figures MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 11: About This Manual

    About this Manual Overview of Contents This manual provides the information required to install and configure an MVME8100 / MVME8110. Additionally, this manual provides specific preparation and installation information and data applicable to the board. The MVME8100 is a high-performance, dual core processor board featuring the Freescale QorIQ P5020 processor.
  • Page 12 JTAG Joint Test Access Group Local Bus Controller MRAM Magnetoresistive random-access memory OSWD OS Watchdog PCIE Peripheral Component Interconnect Express PCI-X Peripheral Component Interconnect -X Programmable Interrupt Controller PCI Mezzanine Card Input/Output Module MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 13 Serial Rapid IO TSEC Three-Speed Ethernet Controller 2eSST Two edge Source Synchronous Transfer UART Universal Asynchronous Receiver/Transmitter VITA VMEbus International Trade Association VMEbus (Versa Module Eurocard) Vital Product Data PCI Express Mezzanine Card MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 14 Repeated item for example node 1, node 2, ..., node Omission of information from example/command that is not necessary at the time being. Ranges, for example: 0..4 means one of the integers 0,1,2,3, and 4 (used in registers). Logical OR. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 15 Indicates a property damage message. No danger encountered. Pay attention to important information. Summary of Changes This is the first edition of the MVME8100 / MVME8110 Single Board Computer Installation and Use. Part Number Publication Date Description...
  • Page 16 Re- branded to Artesyn template. 6806800P25G September 2014 Changed title as MVME8100 / MVME8110. Added information about MVME8110 and Declaration of Conformity. 6806800P25H October 2014 Updated Boot Options. 6806800P25J July 2015 Updated CPLD Tick Timer section. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 17: Safety Notes

    This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 18 Do not change settings of switches marked as “reserved”. The setting of switches which are not marked as “reserved” has to be checked and changed before board installation. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 19 Verify that the length of an electric cable connected to a TPE bushing does not exceed 100  meters. Make sure the TPE bushing of the system is connected only to safety extra low voltage  circuits (SELV circuits). If in doubt, ask your system administrator. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 20 PCB and Battery Holder Damage Removing the battery with a screw driver may damage the PCB or the battery holder. To prevent damage, do not use a screw driver to remove the battery from its holder. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 21: Sicherheitshinweise

    Garantie. Wenden Sie sich für Wartung oder Reparatur bitte an die für Sie zuständige Geschäftsstelle von Artesyn Embedded Technologies. So stellen Sie sicher, dass alle sicherheitsrelevanten Aspekte beachtet werden. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 22 Kurzschlüssen führen. Betreiben Sie das Produkt nur innerhalb der angegebenen Grenzwerte für die relative Luftfeuchtigkeit und Temperatur. Stellen Sie vor dem Einschalten des Stroms sicher, dass sich auf dem Produkt kein Kondensat befindet. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 23 Sie, dass das Face Plate oder die Platine deformiert oder zerstört wird. Beschädigung des Produktes und von Zusatzmodulen Fehlerhafte Installation von Zusatzmodulen, kann zur Beschädigung des Produktes und der Zusatzmodule führen. Lesen Sie daher vor der Installation von Zusatzmodulen die zugehörige Dokumentation. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 24 Sie die Installationsanleitung. Datenverlust Wenn Sie die Batterie austauschen, können die Zeiteinstellungen verloren gehen. Eine Backupversorgung verhindert den Datenverlust während des Austauschs. Wenn Sie die Batterie schnell austauschen, bleiben die Zeiteinstellungen möglicherweise erhalten. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 25 Batteriehalter beschädigt werden. Um Schäden zu vermeiden, sollten Sie keinen Schraubendreher zum Ausbau der Batterie verwenden. Umweltschutz Entsorgen Sie alte Batterien und/oder Blades/Systemkomponenten/RTMs stets gemäß der in Ihrem Land gültigen Gesetzgebung, wenn möglich immer umweltfreundlich. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 26 Sicherheitshinweise MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 27: Introduction

    VMEbus International Trade Association (VITA) standards VMEbus, 2eSST, and PCI-X. The MVME8110 is a single core non-VXS version of the MVME8100 board based on Freescale P5010 QorIQ processor. It runs at 1.2 Ghz with 2 GB DDR3. The MVME8110 can accommodate two PCI Mezzanine Card/ PCI Express Mezzanine Card (PMC/XMC).
  • Page 28 One 4X Port to PMC/XMC Site 2 SRIO: Two 4X Ports to VXS backplane P0 (muxed with PCIe ports)   – One USB 2.0 for front panel I/O – Two USBs 2.0 for backplane RTM I/O MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 29 Support heat frame on both sides for Conduction cooled board Miscellaneous  – One front panel RESET Switch – LED front panel status indicators: four user/fail/ready LEDs – Planar status indicators – Boundary scan support MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 30  – Freescale QorIQ P5010,1.2Ghz, 15W TDP – One e500mc-64 core, 512kB L2 cache – 1-Mbyte CoreNet platform cache with ECC – DDR3 memory controller (max 1333MT/s data rate [1200MT/s for 1.2GHz SKU]) MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 31 Two soldered SPI FLASH, 8MB each, switchable for uboot primary/backup support – Hardware switch or Software bit write protection for entire logical bank – Eight GB eMMC Flash NVRAM: 512 KB MRAM  MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 32 Support 0.8, and 0.85 inch slot chassis – Support heat frame on both sides for Conduction cooled board Miscellaneous  – One front panel RESET Switch – LED front panel status indicators: four user/fail/ready LEDs MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 33 – Two USB2.0 ports to RTM with USB type A connectors on RTM panel – One SATA port to RTM with eSATA connector on RTM – Two GPIOs to planar headers on RTM MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 34: Standard Compliances

    Introduction Standard Compliances The MVME8100 / MVME8110 is designed to be CE compliant and to meet the following standard requirements. Table 1-1 Board Standard Compliances Standard Description UL 60950-1 Safety Requirements (legal) EN 60950-1 IEC 60950-1 CAN/CSA C22.2 No 60950-1...
  • Page 35: Figure 1-1 Declaration Of Conformity Of Mvme8100

    We have an internal production control system that ensures compliance between the manufactured products and the technical documentation. ___________________________________________________ 04/028/2014______ Tom Tuttle, Manager, Product Testing Services Date (MM/DD/YYYY) MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 36: Figure 1-2 Declaration Of Conformity Of Mvme8110

    We have an internal production control system that ensures compliance between the manufactured products and the technical documentation. ___________________________________________________ 09/18/2014______ Tom Tuttle, Manager, Product Testing Services Date (MM/DD/YYYY) MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 37: Mechanical Data

    Introduction Mechanical Data The MVME8100 is a full 6U board with added mounting holes to support an ENP4 board variant. The MVME8100 / MVME8110 will occupy a single VME card slot. Table 1-2 provides details on the board’s mechanical data.
  • Page 38: Board Accessories

    Marketing # Processor MVME8110-01S P5010 1.2GHZ, 2GB DDR3, 2PMC/XMC, ENP1 SCANBE 1.4.2 Board Accessories This table lists the available expansion and transition modules for the MVME8100 / MVME8110. Model Number Description VXS1-RTM1 RTM for MVME8100 (supports ENP1 specifications only) MVME8100-HDMTKIT4...
  • Page 39: Hardware Preparation And Installation

    A fully implemented MVME8100 / MVME8110 consists of the baseboard plus: Two single-wide or one double-wide PCI Mezzanine Card (PMC) slot for added versatility.  One rear transition module for support of the mapped I/O from the MVME8100 /  MVME8110 baseboard to the P2 connector.
  • Page 40: Unpacking And Inspecting The Board

    3. Remove the desiccant bag shipped together with the board and dispose of it according to your country’s legislation. The product is thoroughly inspected before shipment. If any damage occurred during transportation or any items are missing, contact customer service immediately. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 41: Requirements

    MVME8100 / MVME8110 baseboard appears in Chapter 4, Functional Description. The MVME8100 has ENP1 and ENP4 variants which comply with the following environmental and regulatory specifications. The MVME8110 has ENP1variant only which comply with the following environmental and regulatory specifications.
  • Page 42 NAND Flash memory in the form of the eMMC. The specified storage limits for the MVME8100 ENP 4 version are -55° C to +105° C. However, it should be noted that the industry standard (for Flash) as well as...
  • Page 43: Power Requirements

    2.2.2 Power Requirements The MVME8100 / MVME8110 uses the backplane +5 V source to power each on board power supply. The +3.3 V backplane supply is not utilized in order to have backward compatibility with old 3-row chassis. The -12 V and +12 V is routed through to the XMC and PMC connectors.
  • Page 44: Thermal Requirements

    100° C. The processor core temperature can be read using the I2C sensor at address 0x4C on the processor I2C bus #1. For more information, refer MVME8100 / MVME8110 Single Board Computer Programmer's Reference.
  • Page 45: Figure 2-1 Switch Locations (Enp1 Board)

    Hardware Preparation and Installation Prior to installing PMC modules on the MVME8100 / MVME8110 baseboard, ensure that all switches that are user configurable are set properly. To do this, refer to Figure 2-1 or the board itself, for the location of specific switches and set the switches according to the descriptions...
  • Page 46: Installing Accessories

    Switch Locations (ENP4 Board) S4 Switch S5 Switch S3 Switch S2 Switch Installing Accessories This section describes the procedures for installing the RTM of MVME8100/ MVME8110, PMCs, and the XMCspan on the baseboard. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 47: Rear Transition Module

    2.4.1 Rear Transition Module The RTM of MVME8100/ MVME8110 does not support hot swap. You must remove power to the system before installing the module. Before installing the transition module, you may need to manually configure the RTM switches and install a PMC I/O Module (PIM).
  • Page 48: Pmc/Xmc Installation

    The MVME8100 ENP4 version only supports rugged conduction cooled PMC/XMC modules (see VITA 20-2001 for conduction cooled PMC for mechanical definition. Follow the steps to install a PMC/XMC module onto the MVME8100 / MVME8110 board. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 49 The MVME8100 / MVME8110 heat frames are isolated from the board logic ground. Installing a PMC or XMC module which has mounting locations connected to the module logic ground will result in a short between chassis ground and the MVME8100 / MVME8110 logic ground.
  • Page 50 Tighten the screws. Note: Rugged PMC/XMC modules installed on an ENP4 MVME8100 have more than four mounting screws. 7. Install the board into the appropriate card slot. Make sure that the board is well seated into the backplane connectors.
  • Page 51: Sata Installation

    2.4.3 SATA Installation A 2.5" SATA drive can be installed in PMC/XMC site 2. The MVME8100-HDMTKIT4 SATA mounting kit (6706881A01x) provides the mounting hardware. A SATA drive which meets the intended board operating environment for temperature and vibration must be used.
  • Page 52 The MVME8100 / MVME8110 heat frames are isolated from the board logic ground. Installing a SATA drive which has a metallic case connected to the drive logic ground will result in a short between chassis ground and the MVME8100 / MVME8110 logic ground. Damage of Circuits Electrostatic discharge and incorrect installation and removal can damage circuits or shorten their life.
  • Page 53: Figure 2-4 Sata Drive Installation

    3. Attach SATA adapter board to SATA drive as shown in step 2 of Figure 2-4. 4. Use two screws to secure adapter to mounting brackets as shown in step 3 of Figure 2-4. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 54: Installing And Removing The Board

    This section describes the recommended procedure for installing the MVME8100 / MVME8110 board in a chassis. The MVME8100 / MVME8110 does not support hot swap, you must remove power to the slot or system before installing the module. Before installing the MVME8100 / MVME8110, ensure that the serial ports and switches are properly configured.
  • Page 55 10. Connect the appropriate cables to the board When the MVME8100 / MVME8110 (and optionally, an RTM) is installed in a chassis, you are ready to connect peripherals and apply power to the slot or system. The front-panel Micro-DB9 connector provides a console interface to U-boot. It presents an RS- 232 DTE interface (TX/RX/ CTS/RTS).
  • Page 56: Completing The Installation

    7. Carefully remove the board from the chassis and store the board in anti-static envelope. Completing the Installation The MVME8100 / MVME8110 is designed to operate as an application-specific compute blade or an intelligent I/O board/carrier. It can be used in any slot in a VME chassis. When the board is installed in a chassis, you are ready to connect peripherals and apply power to the board.
  • Page 57 Verify that hardware is installed and the power/peripheral cables connected are appropriate for your system configuration. Replace the chassis or system cover, reconnect the chassis to the AC or DC power source, and turn the equipment power on. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 58 Hardware Preparation and Installation MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 59: Connectors, Leds, And Switches

    Connectors, LEDs, and Switches This chapter summarizes the Front Panel Connectors, LEDs, and On-Board Switches and their configuration for the MVME8100 /MVME8110 board. The following components are found on MVME8100 / MVME8110 front panel. Refer to Figure for the location of each component.
  • Page 60: Connectors

    Connectors, LEDs, and Switches Figure 3-2 ENP4 LEDs and Switches Connectors This section describes the pin assignments and signals for the connectors on the MVME8100 / MVME8110. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 61: External Connectors

    COM_0_RX COM_0_RX- COM_0_TX COM_0_TX- COM_0_RTS COM0_TX+ COM_0_CTS COM0_RX+ Table 3-2 Front Panel Tri- Speed Ethernet Connector (J4) Note: J4 is assembled only on ENP1 Pin No Signal Description TD0+ TD0- TD1+ TD2+ TD2- MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 62: Backplane Connectors

    Name Description Name Description Name Description Name Description DATA 0 BBSY DATA 8 DATA 1 BCLR DATA 9 DATA 2 ACFAIL DATA 10 DATA 3 BGIN0 DATA 11 DATA 4 BGOUT0 DATA 12 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 63 +3.3V (not used) AM 3 ADD 19 IACK ADD 18 +3.3V (not used) IACKIN ADD 17 IACKOUT ADD 16 +3.3V (not used) AM 4 ADD 15 ADD 7 IRQ7 ADD 14 +3.3V (not used) MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 64 PMC IO 4 PMC IO 3 PMC IO 6 RETRY PMC IO 5 GIGE3_MD IO0_N PMC IO 8 ADDRESS PMC IO 7 USB1_P PMC IO 10 ADDRESS PMC IO 9 USB1_N GIGE3_MD IO1_P MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 65 PMC IO 32 DATA 18 PMC IO 31 COM1_CTS _N/COM1_ RX_P PMC IO 34 DATA 19 PMC IO 33 COM2_RX/ GIGE4_MD COM2_RX_ IO0_P PMC IO 36 DATA 20 PMC IO 35 COM2_CTS _N/COM2_ RX_P MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 66 PMC IO 52 DATA 27 PMC IO 51 COM2_RTS _N/COM2_ TX_P PMC IO 54 DATA 28 PMC IO 53 COM3_TX/ GIGE4_MD COM3_TX_ IO2_N PMC IO 56 DATA 29 PMC IO 55 COM3_RTS _N/COM3_ TX_P MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 67: Table 3-6 Vxs P0 Connector (Applicable To Mvme8100 Only)

    _N/COM4_ TX_P PMC IO 62 PMC IO 61 GIGE4_MD IO3_N PMC IO 64 PMC IO 63 Table 3-6 VXS P0 Connector (applicable to MVME8100 only) Row G Row F Row E Row D Row C Row B Row A P1_TX0_N...
  • Page 68: On-Board Connectors

    Row A P2_TX3_N P2_TX3_P P2_RX3_N P2_RX3_P 3.1.2 On-Board Connectors The on-board customized SATA connector is compatible with the MVME8100 SATA kit. Following are the onboard connectors: SATA connector  PMC connector  Asset Joint Test Access Group (JTAG) connector ...
  • Page 69: Table 3-8 Pmc J11/J21 Connector

    +3.3V +3.3V PMC Connectors The MVME8100 / MVME8110 supports two PMC sites. The connector is located on the middle portion of the board. It utilizes J14 to support PMC I/O that goes to RTM PMC. Table 3-8 PMC J11/J21 Connector...
  • Page 70: Table 3-9 Pmc J12/J22 Connector

    CBE3 AD 3 AD 22 AD 2 AD 21 AD 1 AD 19 AD 0 +3.3V AD 17 REQ64 Table 3-9 PMC J12/J22 Connector Pin Name Signal Description Pin Name Signal Description +12V MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 71 BUSMODE3 AD 13 (PULLED DWN) +3.3V M66EN BUSMODE4 AD 10 (PULLED DWN) AD 8 +3.3V AD 30 AD 7 AD 29 REQB +3.3V AD 26 GNTB AD 24 +3.3V IDSEL AD 23 EREADY MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 72: Table 3-10 Pmc J13/J23 Connectors

    CBE5 CBE4 +3.3V AD 44 +3.3V AD 43 PAR64 AD 42 AD 63 AD 41 AD 62 AD 61 AD 40 AD 39 AD 60 AD 38 AD 59 AD 37 AD 58 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 73 PMC IO 37 PMC IO 6 PMC IO 38 PMC IO 7 PMC IO 39 PMC IO 8 PMC IO 40 PMC IO 9 PMC IO 41 PMC IO 10 PMC IO 42 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 74 PMC IO 59 PMC IO 28 PMC IO 60 PMC IO 29 PMC IO 61 PMC IO 30 PMC IO 62 PMC IO 31 PMC IO 63 PMC IO 32 PMC IO 64 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 75: Table 3-12 Asset Jtag Header Pin Assignment (P12)

    Reserved - NC Reserved - NC Reserved - NC XMC Connector MVME8100 / MVME8110 supports two XMC sites. The board only supports J15 for XMC site 1 and J25 for XMC site 2. Table 3-13 XMC Connectors XJ1/2 (ROW A)
  • Page 76 TX6 + * TX6 - * TX7 + * TX7 - * CLK + CLK - ROOT0 (PULLED UP) Note1: All * are NC on XJ2 Note2: Default configuration: XMC1 is x8; XMC2 is x4 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 77: Leds

    Connectors, LEDs, and Switches LEDS Table 3-14 describes the LEDs on the front panel of the MVME8100 / MVME8110. Refer to Figure 3-1 for LED locations. Table 3-14 Front Panel LEDs Label Function Color Description USER 1 (D16) User Defined...
  • Page 78: On-Board Leds

    ENP4: POWER Green ENP1: PS3_LED_N ENP4: RESET Amber USR_LED2_N USR_LED3_N Yellow Switches The board provides the following configuration switches: S2 Switch  S3 Switch  S4 Switch  S5 Switch  Reset/Abort Switch  MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 79: Configuration Switches

    ON - P2 Serial Port 2 is RS422/485 OFF - P2 Serial Port 3 is RS232 ON - P2 Serial Port 3 is RS422/485 OFF - Front Panel console Port is RS232 ON - Front Panel console Port is RS422/485 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 80: S3 Switch

    S3 Switch The TSI148 VMEbus Status Register provides the VMEbus geographical address of the MVME8100 / MVME8110. Applications not using a 5-row backplane can use these switches to manually assign board's VMEbus geographical address. Note that this switch is wired parallel...
  • Page 81: Table 3-18 Three Row Backplane Manual Slot Addressing

    0 11010 0 11001 1 11000 1 10111 0 10110 0 10101 1 10100 0 10011 1 10010 1 10001 0 10000 1 01111 0 01110 0 01100 1 01100 0 01011 1 01010 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 82: S4 Switch

    The S4 switch includes the SCON control and PCIE/SRIO P0 root complex/endpoint configuration switches for MVME8100. The S4 switch of MVME8110 includes SCON control only. The VME SCON AUTO switch is OFF to select Auto-SCON mode. The switch is ON to select manual SCON mode which works in conjunction with the VME SCON SEL switch.
  • Page 83: Reset /Abort Switch

    P5020 / P5010 processor. If the button is pressed for more than 3 seconds, the CPLD will generate a board hard reset. If the board is configured as System Controller, the backplane VME SYSRESET signal is also asserted during a board hard reset. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 84 Connectors, LEDs, and Switches MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 85: Functional Description

    Chapter 4 Functional Description The MVME8100 Single Board Computer is a 6U VME/VXS board based on the Freescale QorIQ P5020 processor. The MVME8110 Single Board Computer is a 6U VME board based on the Freescale QorIQ P5010 processor. This section describes the features of MVME8100 / MVME8110.
  • Page 86: Block Diagram

    PCIe x4 ( NTB) PCI-X sRIO x 4 sRIO x 4 PCIe x4 ( NTB) TSI148 MUX/ MUX/ 4 Multi- Protocol DEMUX DEMUX PHY1 Transceivers P 2 RTM P1 , P 2 BP MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 87: Figure 4-2 Block Diagram Of Mvme8110

    Functional Description Figure 4-2 illustrates the MVME8110 architecture. Figure 4-2 Block Diagram of MVME8110 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 88: Processor

    The MVME8100 board ENP1 version is designed to use the 2.0 GHz core processor version while the ENP4 version uses the 1.8 GHz processor. The MVME8110 board ENP1 version is designed to use the 1.2 GHz core processor.
  • Page 89: Real Time Clock

    It includes a 32.768 KHZ crystal, DS1337 RTC, and back up power. For the ENP1 version of the MVME8100 / MVME8110, a battery is used for the RTC back up power. For the ENP4 version, a 3.3V regulator powered from the VME backplane +5V_STDBY voltage is used for back up power.
  • Page 90: Initial Hardware Watchdog

    OSWD is serviced and disabled by writing 0xBBC2 to CPLD Command/Status Register. 4.4.4 CPLD Tick Timer The MVME8100 supports four independent 32-bit timers that are implemented on the CPLD to provide fully programmable registers for the timers. Ethernet Interfaces The P5020 / P5010 has five dTSEC controllers. The controllers can be configured to implement RGMII, GMII, or SGMII interfaces to external Ethernet transceivers.
  • Page 91: Spi Interface

    The P5020 / P5010 SPI device controller uses Chip Select 0 as the boot device, so CPLD logic is used on the MVME8100 / MVME8110 in order to swap the chip select to the boot devices. The chip select control is based upon the configuration switch S5-1.
  • Page 92: Mram

    P5020 / P5010 local bus. eMMC The MVME8100 / MVME8110 contains a soldered down 8GB eMMC device connected to the P5020 / P5010 eSDHC interface. The eSDHC interface operates in four bit MMC mode and supports up to 200Mbps data transfer for MMC card using four parallel data lines.
  • Page 93: Pcie Ports

    The board provides two separate eeproms so that separate configuration data can be maintained for the MVME8100 / MVME8110 operating as a root complex or as an end point on the P0 connector ports for MVME8100. The selection of the root complex or end point eeprom...
  • Page 94: Srio Ports

    SRIO ports. The SRIO switch supports multiple lane speeds including 1.25, 2.5, 3.125 and 5.0 Gbaud. The MVME8100 provides two x4 SRIO ports which may be routed to the P0 connector through a high speed mux. The selection of SRIO or PCIe ports to P0 is...
  • Page 95: Figure 4-4 Srio Bus Topology

    The board provides two separate eeproms so that separate configuration data can be maintained for the MVME8100 operating as a root complex or as an end point on the P0 ports. The selection of the root complex or end point eeprom for...
  • Page 96: Pmc/Xmc Sites

    PCIe Mux accordingly. 4.13.1 PMC Add-on Card The MVME8100 / MVME8110 supports up to two PMC cards. PCI-X operation to each site is provided using a separate IDT TSI384 PCIe to PCI-X bridge for each site. Each Tsi384 can support up to 8.5Gbps (64bits x 133 Mhz).
  • Page 97: Xmc Add-On Card

    (+3.3V, +12V, -12V) are defined by the base XMC standard. 4.14 SATA interface The MVME8100 / MVME8110 is designed to support an optional 2.5 inch SATA HDD/SDD in PMC/XMC site 2. The heat frame has mounting holes to support the 2.5" SSD/HDD on board.
  • Page 98: Tsi148 Vme Controller

    6U VME card in 2eSST mode is 320MBps, or 2.62 Gbps. 4.16 USB The P5020 / P5010 provides two USB 2.0 controllers with integrated PHYs. The MVME8100 / MVME8110 routes USB port 1 to the front panel to an upright USB Type A receptacle. The DC power for the front panel USB port is supplied through Micrel's MIC2076 power switch which provides soft, current limiting, over current detection and power enable.
  • Page 99: Reset/Control Cpld

    0x57 4.18 Reset/Control CPLD The MVME8100 / MVME8110 uses a Lattice LCMXO2280C CPLD to provide reset, power up sequencing, timers, miscellaneous board logic, and status/control registers accessible through the P5020 / P5010 LBC interface. The CPLD uses early 3.3V power from the +5V backplane and can be programmed through JTAG interface pins through the JTAG connector.
  • Page 100: Power Management

    CPLD through each regulator power good signal. If one voltage rail fails, the CPLD will disable all of the regulators and the only way to restart the board is by power cycling the chassis 5 volt power. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 101: Power Distribution Structure

    SMSC USB 2512 Bi USB Hub Texas SN74LVTH126 Texas SN74VMEH22501 +3.3V Texas SN74LVC125A 4.19.2 Power Sequence Requirements The CPLD power sequence timing is designed to support all the MVME8100 / MVME8110 devices supply voltage sequencing requirements. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 102: Clock Structure

    Functional Description 4.20 Clock Structure Figure 4-8 shows the clock tree implementation for the MVME8100 / MVME8110. Figure 4-7 Clock Structure 100 Mhz Differential (HCSL) P5020 / P5010 SERDES REF1 100 Mhz Differential (HCSL) P5020 / P5010 SERDES REF2 ICS9FG104...
  • Page 103: Reset Structure

    Functional Description 4.21 Reset Structure The MVME8100 / MVME8110 reset begins after the power up sequence is completed. A board reset can also be initiated using the front panel reset switch, the RTM reset switch (through P2) or under software control through the processor Reset Request.
  • Page 104: Figure 4-8 Reset Control Diagram

    PWR_V2P5_ EN ICS 841664 PWR_V1P0_EN PWR_V1P1_EN PWR_V1P0_IDT_ EN PWR_V1P2_SW_EN CPU_ PORESET _N PWR_V1P5_S3_ EN FREESCALE CPU_ HRESET _N PWR_V1P5_S5_ EN P5020 / P5010 CPU_ RESET_ REQ_ N PWR_V3P3_ MISC_ EN BPSWITCH _N Connector MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 105: Interrupt Controller Assignments

    BCM54616S PHY interrupt from LED4 pin. IRQ10/GPIO28 SRIO_IRQ_INT_L 80HCPS1616 SRIO IRQ_N pin (applicable to MVME8100 only) IRQ11/GPIO29 RTC_INT_L RTC interrupt (routed through CPLD) IRQ10/GPIO28 with interrupt source SRIO_IRQ_INT_L is applicable to MVME8100 only. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 106: Gpio Electrical Characteristics

    Functional Description 4.23 GPIO Electrical Characteristics The four GPIO signals routed to the P0 of MVME8100 and P2 connectors have the following electrical characteristics: Table 4-2 GPIO DC Electrical Characteristics Min.(V) Max.(V) Min.(V) Max.(V) Max.(V) Min.(V) (mA) (mA) -0.3 Table 4-3 GPIO Pull-Down Characteristics...
  • Page 107: Figure 4-9 Thermal Management

    However, to maintain proper CPU temperature, the recommended air flow direction is to enter the board from the CPU side, that is, the air should flow in the direction from PMC/XMC site 1 to PMC/XMC Site 2. Figure 4-9 Thermal Management MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 108 Functional Description MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 109: Boot System

    Chapter 5 Boot System The MVME8100 / MVME8110 uses Das U-Boot, a boot loader software based on the GNU Public License. It boots the blade and is the first software to be executed after the system is powered on. Its main functions are: Initialize the hardware ...
  • Page 110: Boot Options

    TFTP server. Configure U-Boot environment variables: setenv ipaddr <IP address of MVME8100/ MVME8110> setenv serverip <IP address of TFTP server> setenv gatewayip <gateway IP> setenv netmask <netmask> setenv bootargs 'root=/dev/ram rw console=ttyS0,9600n8...
  • Page 111: Booting From An Optional Sata Drive

    # option: usb - interface, 0:1 - device 0 partition 1 fatload usb 0:1 1000000 $File_uImage fatload usb 0:1 2000000 $File_ramdisk fatload usb 0:1 f00000 $File_dtb 5. Boot the Linux in memory: bootm 1000000 2000000 f00000 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 112: Booting From Emmc

    'tftpboot $vxbootfile && setenv bootargs $vxbootargs && bootvx' setenv vxbootfile <VxWorks_image> setenv vxbootargs 'dtsec(3,0)<IP address of TFTP server>:VxWorks h=<IP address of TFTP server> e=<IP address of MVME8100 / MVME8110>:ffffff00 b=<unused IP> u=vxworks pw=vxworks f=0x80' saveenv MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 113: Mvme8100 / Mvme8110 Specific U-Boot Commands

    Boot System 3. TFTP the files from the server to local memory, then boot: run vxboot MVME8100 / MVME8110 Specific U-Boot Commands Table 5-1 MVME8100 / MVME8110Specific U-Boot Commands Command Description base Print or set address offset bdinfo Print board info structure boot Boot default, i.e., run 'bootcmd'...
  • Page 114 Boot System Table 5-1 MVME8100 / MVME8110Specific U-Boot Commands (continued) Command Description fatload Load binary file from a DOS file system fatls List files in a directory (default /) Flattened device tree utility commands Start application at address 'addr' help...
  • Page 115: Updating U-Boot

    Boot System Table 5-1 MVME8100 / MVME8110Specific U-Boot Commands (continued) Command Description ping Send ICMP ECHO_REQUEST to network host printenv Print environment variables rarpboot Boot image through network using RARP/TFTP protocol reset Perform RESET of the CPU Run commands in an environment variable...
  • Page 116 4. Write 0x90000 bytes from RAM address 0x1000000 starting at SPI address 0: sf write 0x1000000 0 0x90000 To replace the image in SPI bank 1, replace step 2 with Select SPI flash # 1: sf probe 1 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 117: Battery Exchange

    Appendix A Battery Exchange Battery Exchange The ENP1 variant contains an on-board battery. The battery location is shown in the following figure. Figure A-1 Battery Location Battery MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 118 1. Remove the old battery. 2. Install the new battery with the plus sign (+) facing up. 3. Dispose of the old battery according to your country’s legislation and in an environmentally safe way. MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 119: Table B-1 Artesyn Embedded Technologies - Embedded Computing Publications

    Please note that, while these sources have been verified, the information is subject to change without notice. Table B-2 Related Specifications Organization and Standard Document Title VITA Standards Organization VME64 ANSI/VITA 1-1994 VME64 Extensions ANSI/VITA 1.1-1997 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 120 IEEE Standard Physical and Environmental Layer for PCI Mezzanine Cards: IEEE1386.1 Oct 25, 2001 Conduction cooled VME mechanics IEEE 1101.2 - 1992 Additional Mechanical Specifications IEEE 1101.10 - 1996 IEEE Standard for Mechanical Core Specifications for Microcomputers IEEE 1101.1 - 1998 MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 121: Table B-3 Manufacturer's Publications

    Publication Number Freescale Corporation P5020/ P5010 QorIQ Integrated Processor Hardware Specifications P5020EC P5020 QorIQ Integrated Multicore Communication Processor Reference P5020RM Manual Integrated Devices IDT 89HPES32NT24xG2 PCI Express Switch User Manual CPS-1616 User Manual MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 122 Related Documentation MVME8100 / MVME8110 Installation and Use (6806800P25J)
  • Page 124 Artesyn Embedded Technologies, Artesyn and the Artesyn Embedded Technologies logo are trademarks and service marks of Artesyn Embedded Technologies, Inc. All other product or service names are the property of their respective owners. © 2015 Artesyn Embedded Technologies, Inc.

This manual is also suitable for:

Mvme8110

Table of Contents