Intel Celeron 847 Technical Manual page 25

Chipset based mini-itx m/b
Hide thumbs Also See for Celeron 847:
Table of Contents

Advertisement

(10) LVDS1/LVDS2 (30-pin): 24-bit dual channel LVDS Header
Pin NO.
Pin 1
Pin 3
Pin 5
Pin 7
Pin 9
Pin 11
Pin 13
Pin 15
Pin 17
Pin 19
Pin 21
Pin 23
Pin 25
Pin 27
Pin 29
Pin 31
*Note:LVDS1 and LVDS2 can be performed together. But if only one LVDS interface is needed,
please connect LVDS1 by priority used.
Pin Define
LVDSB_DATAN3
LVDS_CLKBN
LVDSB_DATAN2
LVDSB_DATAN1
LVDSB_DATAN0
LVDS_DDC_DATA
NA
GND
LVDSA_DATAP3
LVDS_CLKAP
LVDSA_DATAP2
LVDSA_DATAP1
LVDSA_DATAP0
PVDD
PVDD
GND
Pin NO.
Pin Define
Pin 2
LVDSB_DATAP3
Pin 4
LVDS_CLKBP
Pin 6
LVDSB_DATAP2
Pin 8
LVDSB_DATAP1
Pin 10
LVDSB_DATAP0
Pin 12
LVDS_DDC_CLK
Pin 14
GND
Pin 16
GND
Pin 18
LVDSA_DATAN3
Pin 20
LVDS_CLKAN
Pin 22
LVDSA_DATAN2
Pin 24
LVDSA_DATAN1
Pin 26
LVDSA_DATAN0
Pin 28
NA
Pin 30
PVDD
Pin 32
GND
20
Pin 1
Pin 2

Advertisement

Table of Contents
loading

This manual is also suitable for:

Nm70

Table of Contents