Lpddr4 Dram Memory; Emmc Memory (U4); Qspi Nor Flash (U5); Sd Card Slot (J701) - NXP Semiconductors i.MX 8M Nano LPDDR4 EVK User Manual

Hide thumbs Also See for i.MX 8M Nano LPDDR4 EVK:
Table of Contents

Advertisement

NXP Semiconductors
Table 3. Power rails (continued)
SEQ
7
VDD_1V8/NVCC_1V8
8
9
VDD_3V3/NVCC_3V3
9
10
11
1. PCA9450B BUCK1 default output voltage is 0.85 V. Software will change it to 0.95 V for overdrive mode in SPL before
DDR initialization.
2. BUCK2 default output voltage is 0.85 V. Software will change it to 0.95 V for 1.4 GHz and to 1.0 V for 1.5 GHz.

2.4 LPDDR4 DRAM memory

The i.MX 8M Nano LPDDR4 EVK board has one 16 bit LPDDR4 SDRAM chip (C1612PC2WDGTKR-U) for a total of 2 GB
RAM memory.
In the physical layout, the LPDDR4 chip is placed on the TOP side, the data traces are not necessarily connected to the LPDDR4
chips in sequential order, but for ease of routing, are connected as best determined by the layout and other critical traces.
The
can be generated by i.MX 8M Nano internally, so it does not need to use external power supply and decoupling
DRAM_VREF
capacitors. The calibration resistors used by the LPDDR4 chips and processor are 240 Ohm 1% resistors. The differential
termination resistors for DRAM Clock are one 150 ohm 1% resistor on EVK. Developers can change this value depending on
simulation and test result.

2.5 eMMC memory (U4)

The eMMC memory is connected to the uSDHC3 interface of i.MX 8M Nano, and it can support up to eMMC 5.1 device. The eMMC
memory is on the 8MNANOLPD4-CPU board, and the part number is SDINBDG4-32G-I1 . It is the default boot device of the EVK.
The boot settings are as shown in

2.6 QSPI Nor Flash (U5)

The QSPI memory is connected to the FlexSPI interface of i.MX 8M Nano, and it can support up to 166 MHz DDR mode device.
The QSPI memory is on the 8MNANOPLPD4-CPU board, and the part number is MT25QU256ABA1EW7-0SIT. To select it as
the boot device of the EVK, developers can refer to the boot settings as shown in

2.7 SD card slot (J701)

There is one MicroSD card slot (J701) on the 8MMINI-BB board, connecting to the uSDHC2 interface of i.MX 8M Nano. This
connector supports one 4-bit SD3.0 MicroSD card. To select it as the boot device of the EVK, developers can refer to the boot
settings as shown in
Table
2.

2.8 MIPI-CSI and MIPI-DSI connectors (J802, J801)

The i.MX 8M Nano processor supports one 4-lane MIPI-CSI and one 4-lane MIPI-DSI. The MiniSAS connectors are designed to
support camera and LCD with dedicated pin definition. The connectors are as shown in
boards are available separately. The full list can be found at
User's Guide
Power rail
NVCC_DRAM_1V1
NVCC_SD2
POR_B
VDD_PHY_1V2
Table
2.
i.MX 8M Nano LPDDR4 EVK Board Hardware User's Guide, Rev. 1, 12/2020
Regulator
PCA9450B BUCK5
PCA9450B BUCK6
PCA9450B BUCK4
PCA9450B LDO5
PCA9450B
PCA9450B LDO6
Table
2.
Figure
i.MX 8 Series Accessory
Boards.
Specifications
Value/V
1.8
1.1
3.3
3.3/1.8
1.2
2. Display and camera accessory
9 / 17

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

8mnanolpd4-evk

Table of Contents