Ethernet Connector (J501); Usb Connector (J301, J302); Wi-Fi/Bluetooth (U9); Audio Line Output (J401) - NXP Semiconductors i.MX 8M Nano LPDDR4 EVK User Manual

Hide thumbs Also See for i.MX 8M Nano LPDDR4 EVK:
Table of Contents

Advertisement

NXP Semiconductors

2.9 Ethernet connector (J501)

The Ethernet subsystem of the EVK board is provided by the Qualcomm AR8031 Ethernet Transceiver (U501). The Ethernet
Transceiver (or PHY) receives standard RGMII Ethernet signals from the MAC-NET core of the i.MX 8M Nano. The processor
handles all Ethernet protocols at the MAC layer and above. The PHY is only responsible for the Link Layer formatting. The Ethernet
connector (J501) integrates Magnetic transformer inside, so it cannot be directly connected to AR8031 (U501).
Each EVK board has a unique MAC address, which is burned into i.MX 8M Nano by Fuse. A label with the unique MAC address
is placed on the connector for reference.

2.10 USB connector (J301, J302)

The i.MX 8M Nano Applications Processors contain one USB 2.0 OTG controller, with one integrated USB PHY. There are two
USB Type-C connectors on the EVK board, but only Port1 can support Host and Device Mode.
J301 is connected to USB1 interface of i.MX 8M Nano, which can act as the download port of the EVK.
J302 is the power supply port of the EVK.

2.11 Wi-Fi/Bluetooth (U9)

The EVK board has a Wi-Fi/Bluetooth module AW-CM358SM on the 8MNANOLPD4-CPU board. The module is NXP 88W8987
based, contains SDIO3.0, UART, PCM interface, and can support 802.11a/b/g/n/ac, BT5.0. The 2.4G/5G antenna is stuck to the
edge of the Base Board with a coaxial cable connected to the CPU Board.

2.12 Audio line output (J401)

The EVK board uses a high-quality Stereo DAC WM8524 (U401), which can support 24 bit I2S data and 192 KHz sampling rate.
The Line output of WM8524 is 2Vrms, not like common headphone output 1 Vrms. Developers must be very careful about this
interface. The Line output connector (J401) is a 3.5 mm 4-pole (or TRRS) phone jack.
The Audio Line output connector is designed for active speaker with a power amplifier. To connect it with a
headphone, make sure that the headphone has volume control functionality and set the headphone's volume
properly before wearing it. Do not plug in the non-volume-control headphone directly. The audio output volume may
be too high for non-volume-control headphone and may damage it.

2.13 Audio card connector (J1001)

One 60-pin FPC connector (J1001) is provided on the EVK board to support audio card connection, and the developers can use
the audio card to perform audio features development.
There is no SAI1 from the i.MX 8M Nano process, so AK4458/AK4497 can't be enabled on audio card.

2.14 JTAG connector (J902)

The i.MX 8M Nano Applications Processor has four JATG signals on dedicated pins, and one HW reset input signal POR_B. Those
signals are directly connected to the 10-pin 1.27 mm JTAG connector J902. The four JTAG signals used by the processor are:
: TAP Clock
JTAG_TCK
: TAP Machine State
JTAG_TMS
: TAP Data In
JTAG_TDI
: TAP Data Out
JTAG_TDO
User's Guide
i.MX 8M Nano LPDDR4 EVK Board Hardware User's Guide, Rev. 1, 12/2020
NOTE
NOTE
Specifications
10 / 17

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

8mnanolpd4-evk

Table of Contents