Related Manuals for IDTECH SREDKey
Summary of Contents for IDTECH SREDKey
- Page 1 Tech Note #013 SREDKey Tamper Detection Rev. A Revised 1/16/2017 International Technologies & Systems Corporation 10721 Walker Street, Cypress, CA 90630-4720; Tel: (714) 761-6368; Fax (714) 761-8880 www.idtechproducts.com...
- Page 2 Copyright 2017 by ID TECH. All rights reserved. This document is confidential and proprietary, and designed for use by ID TECH customers only. It may not be reproduced or disseminated without the explicit permission of ID TECH.
- Page 3 Introduction ID TECH's SREDKey encrypted keypad is a PCI SRED device, which means (among other things) it incorporates tamper detection features. This document gives background on how the tamper detection functionality works and how units can be evaluated in the field as to their tamper status.
- Page 4 Tamper Trigger Troubleshooting Various conditions can lead to the triggering of a tamper event. Those conditions (and the associated abbreviations: HTF, LTF, HVF3, etc.) are outlined in the table below. Abbreviations BOR – Battery-on reset (battery attach). DRS – Destructive reset (that is, reset involving zeroization of secure data). LCD Display Tamper Trigger Cause High Temperature Flag.
- Page 5 High Battery Voltage Flag. When set, this bit indicates that the enabled (TMPENH = 1) high battery voltage monitor has detected the battery voltage has reached above +4 V and caused a DRS. The flag is typically interrogated to determine if a DRS was caused by the battery voltage being too high.(Normally it is enabled when the security lock bit is locked by the ROM Loader.) This flag must be cleared by...
- Page 6 VDDC voltage has reached above +2.5V and caused a reset. The flag is typically interrogated to determine if a reset was caused by the chip’s high voltage when the voltage monitor is enabled. (Normally enabled when the security lock bit is locked by the ROM Loader.) This flag must be cleared by software once set, otherwise this bit is unaffected by any other resets except BOR.