Infineon XMC4000 Series Device Manual
  1. Manuals
  2. Brands
  3. Infineon Manuals
  4. Microcontrollers
  5. XMC4000 series
  6. Device manual

Infineon XMC4000 Series Device Manual

For industrial applications
Hide thumbs Also See for XMC4000 Series:
Table of Contents

Advertisement

Quick Links

Download this manual See also: Reference Manual, User Manual
XMC4000
Microcontroller Series
for Industrial Applications
Hibe rna te
 Hibernate Mode Basics
 Hibernate Mode Implementations
 Control of External Voltage Regulator
 Getting Started
 Application Hints
De vice Gu ide
V1.0 2013-04
Microcontrollers

Advertisement

Table of Contents
loading

Related Manuals for Infineon XMC4000 Series

Summary of Contents for Infineon XMC4000 Series

  • Page 1 XMC4000 Microcontroller Series for Industrial Applications Hibe rna te  Hibernate Mode Basics  Hibernate Mode Implementations  Control of External Voltage Regulator  Getting Started  Application Hints De vice Gu ide V1.0 2013-04 Microcontrollers...
  • Page 2 Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life.
  • Page 3 Page or Item Subjects (major changes since previous revision) V1.0, 2013.04 Release Trademarks of Infineon Technologies AG AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™,...

  • Page 4: Table Of Contents

    Hibernate XMC4000 Family Table of Contents Table of Contents Hibernate Mode Basics ........................6 Externally Controlled Hibernate Use Cases ..................7 Internally Controlled Hibernate Use Cases ..................8 Hibernate Mode Implementations ....................11 Externally Controlled Hibernate Mode Concept ................. 11 Internally Controlled Hibernate Mode Concept ..................
  • Page 5 Hibernate XMC4000 Family Hibernate Mode Basics Hibernate Mode Basics Device Guide V1.0, 2013-04...

  • Page 6: Hibernate Mode Basics

    Hibernate XMC4000 Family Hibernate Mode Basics Hibernate Mode Basics Hibernate Mode is one of the system power states of the XMC4000 device. The XMC4000 devices implements Power Management control that aims at reduction of power consumption. The available Power Modes (also referred to as Power States) of the system, depicted in Figure 1., offer different features they may be utilized in an application specific manner, with the focus on different aspects, like current consumption, transition time between states, system topology, etc.

  • Page 7: Externally Controlled Hibernate Use Cases

    Hibernate XMC4000 Family Hibernate Mode Basics  Internally Controlled Hibernate Mode (ICHM) with an internal signal actively controlling Embedded Voltage Regulator (EVR) Externally Controlled Hibernate Use Cases Generic application scenarios of Externally Controlled Hibernate Mode are illustrated in Figure 2. These use case scenarios enable the XMC4000 to act as a system Power Control Master.

  • Page 8: Internally Controlled Hibernate Use Cases

    Hibernate XMC4000 Family Hibernate Mode Basics Hibernate Mode. A wake-up trigger will come from an external source and/or from the internal RTC module. Internally Controlled Hibernate Use Cases Generic application scenarios of Internally Controlled Hibernate Mode are illustrated in Figure 3. These use case scenarios enable the XMC4000 to act as a system Power Control Slave.
  • Page 9 Hibernate XMC4000 Family Hibernate Mode Basics capacitor when the mains supply if off. A wake-up trigger will come from an external source and/or from the internal RTC module and will enable Core Domain voltage generation (if VDDP is still available). The Internally Controlled Hibernate Mode is not supported on XMC4500 device.
  • Page 10 Hibernate XMC4000 Family Hibernate Mode Basics Hibernate Mode Implementations Device Guide V1.0, 2013-04...

  • Page 11: Hibernate Mode Implementations

    Hibernate XMC4000 Family Hibernate Mode Implementations Hibernate Mode Implementations The two Hibernate Mode implementations, ECHM and ICHM, described in this section differ in the way the core voltage generation control mechanism. However, the wake-up trigger detection mechanism is the same for both Hibernate Mode implementations. The wakeup source can be digital or analog, internal (RTC event) or external (input signal on an I/O).
  • Page 12 Hibernate XMC4000 Family Hibernate Mode Implementations voltage, e.g. a coin battery or a capacitor. A more detailed example scenario superset depicted in Figure 1 shows the components of the complete system that enable use of the Hibernate Mode. Externally Controlled Hibernate Mode Scenario Figure 4 The Hibernate Control Unit (HCU) implements a circuit capable of controlling an External Voltage Regulator via an I/O and detecting occurrence of an event matching user programmed wake-up...

  • Page 13: Internally Controlled Hibernate Mode Concept

    Hibernate XMC4000 Family Hibernate Mode Implementations A wake-up trigger may be an external input signal (digital, or, on some XMC4000 family members, also analog signal), or an RTC event. Upon a valid wake-up trigger the External Voltage Regulator gets enabled to generate VDDP which results in complete power-up sequence of the chip. The scenario shown in Figure 2.
  • Page 14 Hibernate XMC4000 Family Hibernate Mode Implementations The scenario shown in Figure 4. illustrates voltage generation sequence upon entering and leaving Internally Controlled Hibernate. The main System Supply and VDDP remain available on the application board. Upon entering Hibernate Mode the VDDC output of the EVR gets switched off, and, as consequence the Core Domain is powered off.
  • Page 15 Hibernate XMC4000 Family Hibernate Mode Implementations Control of Exernal Voltage Regulator Device Guide V1.0, 2013-04...

  • Page 16: Control Of External Voltage Regulator

    Hibernate XMC4000 Family Control of External Voltage Regulator Control of External Voltage Regulator Generally, External Voltage Regulators with on/off control input implement various control schemes and may impose special requirements on the voltage levels and driving strength of the control signal. It needs to be noted that the hibernate control signals HIB_IO_0 and HIB_IO_1 implement different default driver configurations.

  • Page 17: Active High Enable Via Pull-Up

    Hibernate XMC4000 Family Control of External Voltage Regulator Active high enable via pull-up A simple implementation of the scheme is illustrated in the Figure 1. The voltage V connected to CTRL the EN pin of the External Voltage Regulator via the pull-up resistor R1 in order to drive level high. The hibernate control signal, configured as open drain driver, is in high impedance state when high is driven from the Hibernate Control Unit.

  • Page 18: Active High Enable Driven From A Voltage Divider

    Hibernate XMC4000 Family Control of External Voltage Regulator External Voltage Regulator with active high enable via pull-up after reset Figure 9 Active high enable driven from a voltage divider I case a high level of the EN control signal of the External Voltage Regulator cannot be driven using a simple pull-up it may be necessary to generate a suitable voltage source.

  • Page 19: Active Low Enable Driven With Push-Pull I/O

    Hibernate XMC4000 Family Control of External Voltage Regulator where the V maximum control input voltage level for the External Voltage Regulator. EN min The values of the R1 and R2 resistors of the voltage divider shall be possibly high in order to enable to the HI_IO_1 signal to override with signal level low when driven with the open drain driver.

  • Page 20: Active Low Enable And With Pull-Up To High

    Hibernate XMC4000 Family Control of External Voltage Regulator Active low enable and with pull-up to high Another flavor of the configuration with a low enable capable External Voltage Regulator assumes a pull-up to a V voltage in order to drive #EN high, as depicted inFigure 5. The following condition CTLR must fulfilled for the V voltage:...

  • Page 21: Active Low Enable Driven From A Voltage Divider And

    Hibernate XMC4000 Family Control of External Voltage Regulator External Voltage Regulator with active low enable from a voltage divider Figure 13 This solution allows to apply V voltage: CTRL ≤ V EN max CTRL where the V maximum control input voltage level for the External Voltage Regulator. EN min The values of the R1 and R2 resistors of the voltage divider shall be possibly high in order to enable to the HI_IO_0 signal to override with signal level low when driven with the open drain driver.
  • Page 22 Hibernate XMC4000 Family Control of External Voltage Regulator External Voltage Regulator with active low enable from a voltage divider Figure 14 The following condition must fulfilled for the V voltage: CTLR ≤ V ≤ V EN min CTRL EN max where the V and V are the minimum and maximum control input voltage levels for the...
  • Page 23 Hibernate XMC4000 Family Control of External Voltage Regulator Getting Started Device Guide V1.0, 2013-04...

  • Page 24: Getting Started

    Hibernate XMC4000 Family Getting Started Getting Started The Flowchart in the Figure 1 shows the generic sequence of actions required to enter and wake-up from a Hibernate Mode. It is assumed that the system on PCB implements a superset of resources required to make use of any of the Hibernate Modes (example topology that may be applicable here can be found in the Figure 2) Hibernate Sequence...

  • Page 25: Initialize Hibernate Domain

    Hibernate XMC4000 Family Getting Started The Hibernate Mode control register located in the Hibernate Control Unit can be accessed via mirror registers. Before writing to any of the registers it is required to check if the corresponding status bits in the SCU_MIRRSTS register indicate that a new access can be accepted.

  • Page 26: Store Context Data In Retention Memory

    Hibernate XMC4000 Family Getting Started SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk; //Select external crystal oscillator as RTC clock source //wait until HDCR register ready for a write do { while ( SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)); //write 1 to SCU_HDCR.RCS SCU_HIBERNATE->HDCR &= (~SCU_HIBERNATE_HDCR_RCS_Msk) | (0x1 << SCU_HIBERNATE_HDCR_RCS_Pos); //wait around 10 ms wait (10);...

  • Page 27: Select Wake-Up Triggers

    Hibernate XMC4000 Family Getting Started Select Wake-up Triggers Various kinds of trigger may be selected to wake-up the system from a hibernate mode, see Table 1. For availability of the wake-up sources please refer to Data Sheet of the device. ...

  • Page 28: Configure Hibernate Control I/O

    Hibernate XMC4000 Family Getting Started Clear the analog Input Signal trigger status with SCU_HDCLR.VBATLO Clear the analog Input Signal trigger status with SCU_HDCLR.VBATHI Example pseudo-code: //wait until SCU_HDCR register ready for a write do { } while ( SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk); //write 1 to HDCR.RTCE in order to enable wake-up on RTC event SCU_HIBERNATE->HDCR &= (~SCU_HIBERNATE_HDCR_RTCE_Msk) | (0x1 <<...

  • Page 29: Request External Hibernate Mode

    Hibernate XMC4000 Family Getting Started SCU_HIBERNATE->HDCR &= (~SCU_HIBERNATE_HDCR_HIBPOL0_Msk) | (0x1 << SCU_HIBERNATE_HDCR_ HIBPOL0 _Pos); //wait until SCU_HDCR register ready for a write do { } while ( SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_ HDCR_Msk); //write 0XC to HDCR.HIBIO0SEL in order to configure the HIB_IO_0 I/O as open drain //driver SCU_HIBERNATE->HDCR &=...

  • Page 30: Hibernate Mode Entered

    Hibernate XMC4000 Family Getting Started Prevent casual code execution, e.g. stay in an endless loop or idle process (in case of an Operating System) Example pseudo-code: //wait until SCU_HITSET register ready for a write do { } while ( SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HINTSET_Msk); //write 1 to SCU_HINSET.HIBNINT SCU_HIBERNATE->HINTSET = (0x1 <<...

  • Page 31: Power-Up And Boot-Up

    Hibernate XMC4000 Family Getting Started Power-up and Boot-up No user code involved, handled in hardware and Firmware  Power of the chip restored  Resets released  Execution of the Firmware (Boot-up code) 4.10 Processing of Wake-up Cause Info  Detection of a wakeup from Hibernate mode Examine the SCU_RSTSTAT.

  • Page 32: Clear Reset Status

    Hibernate XMC4000 Family Getting Started if (reset_cause & PARITY ) parity_reset_occured = true; //reset caused by a parity error … … 4.11 Clear Reset Status Reset status register needs to be cleared before a new reset cause can be effectively captured ...
  • Page 33 Hibernate XMC4000 Family Getting Started Device Guide V1.0, 2013-04...
  • Page 34 Hibernate XMC4000 Family Getting Started Application Hints Device Guide V1.0, 2013-04...

  • Page 35: Application Hints

    Hibernate XMC4000 Family Application Hints Application Hints Which Hibernate Mode to Choose The optimal selection of the Hibernate Mode implementation is application specific and shall take in account requirements on current consumption, availability of on-chip and off-chip resources, cost etc. Some of the key points important from an application use case point of view shown in Table 1.

  • Page 36: Digital I/O Voltage Levels

    Hibernate XMC4000 Family Application Hints Digital I/O Voltage Levels In a typical Hibernate Mode application scenario the VBAT voltage level may be slightly lower than VDDP while in active mode due to presence of additional components e.g. a shottky diode between the VDDP and VBAT pin.

  • Page 37: Emergency Recovery From Hibernate Mode

    Hibernate XMC4000 Family Application Hints  reason for entering hibernate  expected wake-up source relevant to the recent hibernate state  action to be taken after a wakeup The data stored in the Retention Memory has no direct effect on the hardware and it is entirely under the application software control.
  • Page 38 . i n f i n e o n . c o m Published by Infineon Technologies AG...

Table of Contents