Signal Level Control Switch; Clamp Signal; Crt Drive Circuit - Tatung OMNISCAN SERIES Service Manual

Table of Contents

Advertisement

3.44 SIGNAL LEVEL CONTROL SWITCH
(Refer to circuit diagram Fig-42)
The value of R022 is chosen so that the maximum
channel gain is the same, no matter the video input
signal is 0.7V or 1.0V.
3.45 CLAMP SIGNAL
(Refer to circuit diagram Fig-45)
The CLAMP signal for the video amplifier and
background circuit is generated by multivibrators
0051.
The triggering signal is fed to pin 2 of 0051a via pin1
of 0053 for G + SYNC. signal.
Pin 1 0051a is the Sync. mode detection input.
When G+SYNC. signal inputs, this pin is "LOW".
When H+V or SEPARATE signal inputs, this pin is
CLAMP SIGNAL CIRCUIT
H''V
15Vl
.1
C09:)
..LCIOI
1
103Z
GI02
2.<:U
25V
L(j)
'2
0
~
<:;~~~i-+1-i~
RIB?
5E.O
. .
T
10:IZ
50'.
c-.:MP
'8'
'vc:,
SYNC
,\.0:/
'vi DEO
G
liP
0053
WI8S1
®
RES~
50V
0056
IN4148
-(D
-
AI
81
r.;...
-
--0
COl
®
-
01
"HIGH".
Pins 12, 2 of 0049b and 0049C are at
FLOATING (open) state.
Pin 13 is the output of 0051a, clamp (CLAMP 1)
signal is fed to pin 12 of video amplifier 0002 (0062,
0122, respectively) via inverters 0049a and 0049b.
The clamp (CLAMP2) signal is fed to CUTOFF circuit
via 0049c and C028.
For the COMPOSITE SYNC. or SEPARATE SYNC.
signal input, the clamp (CLAMP 1) signal is generated
from 0051 b and the triggering signal is fed to pin 10
of 0051 b via pin 6 of P003, Pin 5 is the output of
0051 b, this clamp signal is fed to pin 12 of video
amplifier 0002 (0062, 0122, respectively) via inverters
0049a and 0049d.
'''CC
@
...,
RI96
RI91
N
_.
RX!
~
560
16
Vl
-'
C:< I
~
1'-
&1
"
CXI
R19,)
13
_.
560
'"
CI07
0
'20!J
!
c
O!
.(}
.
0')19
74LS,)€
~
b
12~1
-
d
'2
RI93
1.8K
-+
Fig-45
GL.AMPI
OUTPUT
12\'
le!
06 f!,<194
T!
04J
20GK
.0059
(,104
GI05
T
103Z
~~
IOU
CLAMP2
OUTPUT
I
IN4148
50'"
50''1
16V
' " "
':"
~
:-
~
SYNC
~OE
INPUT
,
PO,):) -
~r-o
.
.:!---.,
0<:
q]
RI95
CI08
I£J<
201
J
5V ...
----J..M-rl~
CX'2
f-i'.
RX2
([;
CX'2
I'l
N
-
V l
([)
-'
CO2
<t
1'-
<>
82
@
-
'"
0
., ®0
c
... Ii.
SYNC
INPUT
POO,~
-6
r® .....
GN_D _ _ .....
:-
3.46 CRT DRIVE CIRCUIT
(Refer to circuit diagram Fig-46)
The output of the RED video signal is fed to the CRT
(KR) via pin 1 of P901.
ROO? and L901 are output
peakings.
2901 is Spark gap whose spark voltage is 200V is
used for preventing high voltage discharge from the
:-
CRT to the video amplifier. It may cause the damage
during the CRT discharge.
R901 is surge absorbing resistor, it prevent short-
circuiting of video amplifier's output in low impedance
condition with decrease of surge voltage after the
spark gap works.
= 3-37
=

Advertisement

Table of Contents
loading

This manual is also suitable for:

Cm17mbhCm17mbdCm17mbrCm20mbdCm20mbhCm20mbr

Table of Contents