Download Print this page

Ametek GEMCO 1746R Series Installation & Programming Manual page 16

Plc resolver interface module; for allen-bradley slc 500 i/o chassis

Advertisement

Spec Tech Industrial Electric
Acknowledge Bit (15)
This bit is used to acknowledge a command from the output image table. If all the data is valid in the
command, the acknowledge bit is set to indicate to the A-B SLC 500 processor that the command was
processed. This bit is cleared when the programming bit is cleared in the output image table.
Data Error Bit (14)
This bit is used to indicate an error was detected in the command sent from the output image table. This
bit is set if an error is detected in the command parameter data. This bit is cleared when the
programming bit is cleared in the output image table.
Input State 1 (13)
This bit will reflect the state of input 1 from the front of the unit.
Input State 2 (12)
This bit will reflect the state of input 2 from the front of the unit.
Motion Detect Bit (11)
This bit will indicate whether the RPM is above or below the programmed motion detect RPM value. If
the actual RPM is below the programmed RPM, the bit will be cleared. If the RPM is greater than or
equal to the programmed RPM, the bit will be set.
Brake Fail Bit (10)
This bit is used to detect whether the brake monitor input is functioning correctly. This is done by
monitoring the state of the brake input when movement is detected in the resolver. If there is movement
detected and the brake monitor indicates the brake is still activated, this bit will be set to indicate a
possible failure in the brake monitor input circuitry.
Brake Error Bit (9)
This bit is set when the actual brake stopping time exceeds the programmed brake error time. This bit
is cleared when a zero to one transition on the clear brake error bit is detected. This bit is set in real
time, at the point the internal timer exceeds the time limit.
Brake Warning (8)
This bit is set when the actual brake stopping time exceeds the programmed brake warning time. This
bit is cleared when a zero to one transition on the clear brake warning bit is detected. This bit is set in
real time, at the point the internal timer exceeds the time limit.
Primary Open Error
The primary open bit will be set if this error is detected on either one of the resolvers. Resolver #1 is in
bit 7 and resolver #2 is in bit 3. This bit is clear when no error is present.
Primary Short Error
The primary short bit will be set if this error is detected on either one of the resolvers. Resolver #1 is in
bit 6 and resolver #2 is in bit 2. This bit is clear when no error is present.
13
Spec Tech Industrial Electric
www.spectechind.com
Installation & Programming Manual
www.spectechind.com
888-773-2832
Chapter 3: Set-Up & Programming
888-773-2832

Advertisement

loading