Table of Contents

Advertisement

Quick Links

EPIC-KBS9
EPIC Board
User's Manual 2
Ed
nd
Last Updated: July 31, 2018

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the EPIC-KBS9 and is the answer not in the manual?

Questions and answers

Summary of Contents for Aaeon EPIC-KBS9

  • Page 1 EPIC-KBS9 EPIC Board User’s Manual 2 Last Updated: July 31, 2018...
  • Page 2 AAEON assumes no liabilities resulting from errors or omissions in this document, or from the use of the information contained herein. AAEON reserves the right to make changes in the product design without notice to its users.
  • Page 3 Acknowledgement All other products’ name or trademarks are properties of their respective owners. Microsoft Windows is a registered trademark of Microsoft Corp.  Intel, Pentium, Celeron, and Xeon are registered trademarks of Intel Corporation  Core, Atom are trademarks of Intel Corporation ...
  • Page 4 Packing List Before setting up your product, please make sure the following items have been shipped: Item Quantity EPIC-KBS9  1702150155 SATA power cable  1709070500 SATA cable  9657666600 jumper cap  Product DVD with drivers  If any of these items are missing or damaged, please contact your distributor or sales representative immediately.
  • Page 5 (if any), its specifications, dimensions, jumper/connector settings/definitions, and driver installation instructions (if any), to facilitate users in setting up their product. Users may refer to the AAEON.com for the latest version of this document. Preface...
  • Page 6 Safety Precautions Please read the following safety instructions carefully. It is advised that you keep this manual for future references All cautions and warnings on the device should be noted. Make sure the power source matches the power rating of the device. Position the power cord so that people cannot step on it.
  • Page 7 If any of the following situations arises, please the contact our service personnel: Damaged power cord or plug Liquid intrusion to the device iii. Exposure to moisture Device is not working as expected or in a manner as described in this manual The device is dropped or damaged Any obvious signs of damage displayed on the device...
  • Page 8 FCC Statement This device complies with Part 15 FCC Rules. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received including interference that may cause undesired operation.
  • Page 9 China RoHS Requirements (CN) 产品中有毒有害物质或元素名称及含量 AAEON Main Board/ Daughter Board/ Backplane 有毒有害物质或元素 部件名称 铅 汞 镉 六价铬 多溴联苯 多溴二苯醚 (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) 印刷电路板 ○ ○ ○ ○ ○ ○ 及其电子组件 外部信号 ○ ○ ○ ○ ○ ○...
  • Page 10 China RoHS Requirement (EN) Poisonous or Hazardous Substances or Elements in Products AAEON Main Board/ Daughter Board/ Backplane Poisonous or Hazardous Substances or Elements Hexavalent Polybrominated Polybrominated Component Lead Mercury Cadmium Chromium Biphenyls Diphenyl Ethers (Pb) (Hg) (Cd) (Cr(VI)) (PBB) (PBDE) PCB &...
  • Page 11: Table Of Contents

    Table of Contents Chapter 1 - Product Specifications..................1 Specifications ......................2 Chapter 2 – Hardware Information ..................1 Dimensions ....................... 2 Jumpers and Connectors ..................4 List of Jumpers ......................6 2.3.1 Clear CMOS Jumper (JP6) ................7 2.3.2 AT / ATX mode Selection (JP7) ............
  • Page 12 2.4.17 External +12V Input [Reserved] (CN27) ........20 2.4.18 CRT (CN31) ..................21 2.4.19 PCIE [x4] Slot (CN53) ..............21 2.4.20 LAN (RJ-45) Port1~4 (CN54) ............22 2.4.21 System FAN Connector (CN56) ..........22 2.4.22 LAN (RJ-45) Port1~2 [Reserved] (CN57) ........23 2.4.23 DDR4 SO-DIMM Slot (DIMM1 &...
  • Page 13 3.7.1 BBS Priorities ....................49 Submenu: Exit ......................50 Chapter 4 – Drivers Installation ....................1 Product CD/DVD ..................... 2 Appendix A – Mating Connectors ..................4 List of Mating Connectors and Cables ..............5 Appendix B - I/O Information ....................6 I/O Address Map .....................
  • Page 14: Chapter 1 - Product Specifications

    Chapter 1 Chapter 1 - Product Specifications...
  • Page 15: Specifications

    Specifications System 4” EPIC Board Form Factor  CPU Socket Type  6th/7th Generation Intel® Core™ CPU Frequency  i3/i5/i7/Celeron® (Support up to 65W SKU) H110/Q170 (6W) Chipset  DDR4 (Non-ECC) SODIMM x 2, 2133MHz, up Memory Type  to 32G Up to 32G Max.
  • Page 16 CE/FCC Certification  Display 6th/7th Generation Intel® Core™ VGA/LCD Controller  i3/i5/i7/Celeron® HDMI (Rear), VGA (Internal Only) Video Output  Backlight Inverter Supply  Intel® i211 Gigabit Ethernet x 4 Ethernet  Audio Realtek ALC269 (With 2W Amplifier)  USB3.0 x 2 (Real IO) USB Port ...
  • Page 17 Touch  Chapter 1 – Product Specifications...
  • Page 18: Chapter 2 - Hardware Information

    Chapter 2 Chapter 2 – Hardware Information...
  • Page 19: Dimensions

    Dimensions Component Side Component Side Chapter 2 – Hardware Information...
  • Page 20 Solder Side Solder Side Chapter 2 – Hardware Information...
  • Page 21: Jumpers And Connectors

    Jumpers and Connectors Component Side Component Side Chapter 2 – Hardware Information...
  • Page 22 Solder Side Solder Side Chapter 2 – Hardware Information...
  • Page 23: List Of Jumpers

    List of Jumpers Please refer to the table below for all of the board’s jumpers that you can configure for your application Label Function Clear CMOS Jumper AT / ATX Mode Selection Front Panel PIN Header Chapter 2 – Hardware Information...
  • Page 24: Clear Cmos Jumper (Jp6)

    2.3.1 Clear CMOS Jumper (JP6) Clear CMOS Normal (Default) 2.3.2 AT / ATX mode Selection (JP7) AT mode (Default) ATX mode Chapter 2 – Hardware Information...
  • Page 25: Front Panel Pin Header (Jp9)

    2.3.3 Front Panel PIN Header (JP9) Pin Name Signal Type Signal Level EXT_PWRBTN# HDD_LED- HDD_LED+ +3.3V SPKR- SPKR+ PWR_LED+ +3.3V HWRST# Chapter 2 – Hardware Information...
  • Page 26: List Of Connectors

    List of Connectors Please refer to the table below for all of the board’s connectors that you can configure for your application Label Function External +12V Input [Default] Audio Port RTC Battery Connector +5V Output for SATA HDD USB 2.0 Port USB 2.0 Port CN10 SATA Port...
  • Page 27: External +12V Input (Cn2)

    DIMM2 DDR4 SO-DIMM 2.4.1 External +12V Input (CN2) Pin Name Signal Type Signal Level +12V +12V 2.4.2 Audio Port (CN5) Pin Name Signal Type Signal Level MIC_L MIC_R LIN_L LIN_R LOUT_L LOUT_R +V5A_AUD Chapter 2 – Hardware Information...
  • Page 28: Rtc Battery Connector (Cn6)

    2.4.3 RTC Battery Connector (CN6) Pin Name Signal Type Signal Level +3.3V +3.3V 2.4.4 +5V Output for SATA HDD (CN7) Pin Name Signal Type Signal Level +V5S 2.4.5 USB 2.0 Port (CN8) Pin Name Signal Type Signal Level +V5A_USB USB2_D- DIFF USB2_D+ DIFF...
  • Page 29: Usb 2.0 Port (Cn9)

    2.4.6 USB 2.0 Port (CN9) Pin Name Signal Type Signal Level +V5A_USB USB2_D- DIFF USB2_D+ DIFF 2.4.7 SATA Port (CN10) Pin Name Signal Type Signal Level SATA_TX+ DIFF SATA_TX- DIFF SATA_RX- DIFF SATA_RX+ DIFF Chapter 2 – Hardware Information...
  • Page 30: Mini-Card / Msata Connector (Cn11)

    2.4.8 mini-Card / mSATA Connector (CN11) Pin Name Signal Type Signal Level PCIE_WAKE# +3.3VSB/+3.3V +3.3V +1.5V +1.5V PCIE_CLK_REQ# UIM_PRW UIM_DATA PCIE_REF_CLK- DIFF UIM_CLK PCIE_REF_CLK+ DIFF UIM_RST UIM_VPP W_DISABLE# +3.3V Chapter 2 – Hardware Information...
  • Page 31 PCIE_RST# +3.3V PCIE_RX-/mSATARX+ DIFF +3.3VSB/+3.3V +3.3V PCIE_RX+/mSATARX- DIFF +1.5V +1.5V SMB_CLK +3.3V PCIE_TX-/mSATATX- DIFF SMB_DATA +3.3V PCIE_TX+/mSATATX+ DIFF USB_D- DIFF USB_D+ DIFF +3.3VSB/+3.3V +3.3V +3.3VSB/+3.3V +3.3V Chapter 2 – Hardware Information...
  • Page 32: Sata Port (Cn13)

    +1.5V +1.5V +3.3VSB/+3.3V +3.3V 2.4.9 SATA Port (CN13) Pin Name Signal Type Signal Level SATA_TX+ DIFF SATA_TX- DIFF SATA_RX- DIFF SATA_RX+ DIFF Chapter 2 – Hardware Information...
  • Page 33: Cpu Fan Connector (Cn14)

    2.4.10 CPU FAN Connector (CN14) Pin Name Signal Type Signal Level +V12S/+V5S +12V/+5V TACH ※ +12V/+5V can be set by BOM(R768-+12V/R766-+5V) [Default:+12V] 2.4.11 LPC Port (CN15) Pin Name Signal Type Signal Level IN/OUT +3.3V LAD0 IN/OUT +3.3V LAD1 IN/OUT +3.3V LAD2 IN/OUT +3.3V...
  • Page 34: Com Port (Cn16)

    INT_SERIRQ 2.4.12 COM Port (CN16) Pin Name Signal Type Signal Level ±9V ±9V ±9V RI/+5V/+12V IN/ PWR +5V/+12V ※ COM RS-232/422/485 can be set by BIOS setting. Default is RS-232. ※ COM RI/+5V/+12V function can be set by BOM(R1971-RI/R1972-+12V/R1973-+5V) 2.4.13 COM Port (CN17) Pin Name Signal Type...
  • Page 35: Usb 2.0/3.0 Port 1~Port 2 (Cn22)

    ±9V RI/+5V/+12V IN/ PWR +5V/+12V ※ COM RS-232/422/485 can be set by BIOS setting. Default is RS-232. ※ COM RI/+5V/+12V function can be set by BOM(R1968-RI/R1970-+12V/R1969-+5V) 2.4.14 USB 2.0/3.0 Port 1~Port 2 (CN22) Pin Name Signal Type Signal Level +V5SB USB3_D- DIFF USB3_D+...
  • Page 36: Hdmi (Cn23)

    USB4_SSTX+ DIFF 2.4.15 HDMI (CN23) Pin Name Signal Type Signal Level HDMI_TX2+ DIFF HDMI_TX2- DIFF HDMI_TX1+ DIFF HDMI_TX1- DIFF HDMI_TX0+ DIFF HDMI_TX0- DIFF HDMI_CLK+ DIFF HDMI_CLK- DIFF DDC_CLK DDC_DATA Chapter 2 – Hardware Information...
  • Page 37: Dio (Cn24)

    HDMI_HPD 2.4.16 DIO (CN24) Pin Name Signal Type Signal Level DIO0 DIO1 DIO2 DIO3 DIO4 DIO5 DIO6 DIO7 +V5S 2.4.17 External +12V Input [Reserved] (CN27) Pin Name Signal Type Signal Level +12V +12V +12V +12V Chapter 2 – Hardware Information...
  • Page 38: Crt (Cn31)

    2.4.18 CRT (CN31) Pin Name Signal Type Signal Level GREEN BLUE +V5S_DISP_CON DATA 2.4.19 PCIE [x4] Slot (CN53) Standard specification Chapter 2 – Hardware Information...
  • Page 39: Lan (Rj-45) Port1~4 (Cn54)

    2.4.20 LAN (RJ-45) Port1~4 (CN54) Pin Name Signal Type Signal Level MDI0+ DIFF MDI0- DIFF MDI1+ DIFF MDI2+ DIFF MDI2- DIFF MDI1- DIFF MDI3+ DIFF MDI3- DIFF 2.4.21 System FAN Connector (CN56) Pin Name Signal Type Signal Level +V12S/+V5S +12V/+5V TACH ※...
  • Page 40: Lan (Rj-45) Port1~2 [Reserved] (Cn57)

    2.4.22 LAN (RJ-45) Port1~2 [Reserved] (CN57) Pin Name Signal Type Signal Level MDI0+ DIFF MDI0- DIFF MDI1+ DIFF MDI2+ DIFF MDI2- DIFF MDI1- DIFF MDI3+ DIFF MDI3- DIFF 2.4.23 DDR4 SO-DIMM Slot (DIMM1 & DIMM2) Standard specification Chapter 2 – Hardware Information...
  • Page 41: Block Diagram

    Block Diagram Chapter 2 – Hardware Information...
  • Page 42: Chapter 3 - Bios Setup

    Chapter 3 Chapter 3 - BIOS Setup...
  • Page 43: System Test And Initialization

    4. The CMOS memory has lost power and the configuration information has been erased. The EPIC-KBS9 CMOS memory has an integral lithium battery backup for data retention. However, you will need to replace the complete unit when it finally runs down.
  • Page 44: Ami Bios Setup

    AMI BIOS Setup AMI BIOS ROM has a built-in Setup program that allows users to modify the basic system configuration. This type of information is stored in battery-backed CMOS RAM and BIOS NVRAM so that it retains the Setup information when the power is turned off. Entering Setup Power on the computer and press <Del>or <ESC>...
  • Page 45: Setup Submenu: Main

    Setup submenu: Main Chapter 3 – BIOS Setup...
  • Page 46: Setup Submenu: Advanced

    Setup submenu: Advanced Chapter 3 – BIOS Setup...
  • Page 47: Cpu Configuration

    3.4.1 CPU Configuration Options summary: Intel (VMX) Disabled Virtualization Enabled Optimal Default, Failsafe Default Technology When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology. C states Disabled Enabled Optimal Default, Failsafe Default Enabled for Windows XP and Linux (OS optimized for Hyper-Threading Technology) and Disable for other OS (OS not optimized for Hyper-Threading Technology).
  • Page 48: Sata Configuration

    3.4.2 SATA Configuration Options summary: SATA Controller(s) Enabled Optimal Default, Failsafe Default Disabled Enable or disable SATA Device. SATA Mode AHCI Mode Optimal Default, Failsafe Default RAID Mode Determines how SATA controller(s) operate. Port 0 Disabled Enabled Optimal Default, Failsafe Default Enable or Disable SATA Port.
  • Page 49: Sio Configuration

    3.4.3 SIO Configuration Chapter 3 – BIOS Setup...
  • Page 50: Serial Port Configuration

    3.4.3.1 Serial Port Configuration Options summary: Use This Device Disabled Enabled Optimal Default, Failsafe Default En/Disable Serial Port (COM) Possible: Use Automatic Settings Optimal Default, Failsafe Default IO=2F8; IRQ=3; IO=3F8; IRQ=4; Select an optimal setting for IO device mode RS232 Optimal Default, Failsafe Default RS422 RS485...
  • Page 51: Hardware Monitor

    3.4.4 Hardware Monitor Chapter 3 – BIOS Setup...
  • Page 52: Smart Fan Mode Configuration

    3.4.4.1 Smart Fan Mode Configuration Options summary: Fan1 Smart Fan Manual Duty Mode control Auto Duty-Cycle Mode Optimal Default, Failsafe Default Fan2 Smart Fan Manual Duty Mode control Auto Duty-Cycle Mode Optimal Default, Failsafe Default Options summary: Manual Setting Optimal Default, Failsafe Default Set Fan at fixed Duty-Cycle Min=0 Max=100 Please input Dec number: Chapter 3 –...
  • Page 53 Chapter 3 – BIOS Setup...
  • Page 54: Usb Configuration

    3.4.5 USB Configuration Options summary: Legacy USB Support Enabled Optimal Default, Failsafe Default Disabled Auto Enables BIOS Support for Legacy USB Support. When enabled, USB can be functional in legacy environment like DOS. AUTO option disables legacy support if no USB devices are connected Device Name (Emulation Auto Optimal Default, Failsafe Default...
  • Page 55 If Auto. USB devices less than 530MB will be emulated as Floppy and remaining as Floppy and remaining as hard drive. Forced FDD option can be used to force a HDD formatted drive to boot as FDD(Ex. ZIP drive) USB Port 0/1 function FCH USB port 8/9 Optimal Default, Failsafe Default routing FCH USB port 0/1...
  • Page 56: Digital Io Port Configuration

    3.4.6 Digital IO Port Configuration Options summary: DIO Port* Output Input Set DIO as Input or Output Output Level High Set output level when DIO pin is output Chapter 3 – BIOS Setup...
  • Page 57: Power Management

    3.4.7 Power Management Options summary: Power Mode ATX Type Optimal Default, Failsafe Default AT Type Select power supply mode. Restore AC Power Last State Optimal Default, Failsafe Default LOSS Power On Power Off Select power state when power is re-applied after a power failure. RTC wake system Disabled Optimal Default, Failsafe Default...
  • Page 58: Setup Submenu: Chipset

    Setup submenu: Chipset Chapter 3 – BIOS Setup...
  • Page 59: System Agent (Sa) Configuration

    3.5.1 System Agent (SA) Configuration Options summary: Max TOLUD Dynamic Optimal Default, Failsafe Default 1 GB 1.25 GB 1.5 GB 1.75 GB 2 GB 2.25 GB 2.5 GB 2.75 GB 3 GB 3.25 GB Chapter 3 – BIOS Setup...
  • Page 60 Maximum Value of TOLUD Dynamic assignment would adjust TOLUD automatically based on largest MMIO length of installed graphic controller. Chapter 3 – BIOS Setup...
  • Page 61: Graphics Configuration

    3.5.1.1 Graphics Configuration Options summary: Primary IGFX Boot VBIOS Default Optimal Default, Failsafe Default Display HDMI Select the Video Device which will be activated during POST. This has no effect if external graphic present. Secondary boot display selection will appear based on your selection. Chapter 3 –...
  • Page 62: Pch-Io Configuration

    3.5.2 PCH-IO Configuration Options summary: HD Audio Disabled Enabled Optimal Default, Failsafe Default Auto Control Detection of the HD-Audio device. Disabled = HDA will be unconditionally disabled Enabled = HDA will be unconditionally enabled Auto = HDA will be enabled if present, disabled otherwise. PCIE/mSATA Switch PCIE SATA Optimal Default, Failsafe Default...
  • Page 63 Enabled/Disable Me FW Image Re-Flash function. Chapter 3 – BIOS Setup...
  • Page 64: Security

    Security Change User/Supervisor Password You can install a Supervisor password, and if you install a supervisor password, you can then install a user password. A user password does not provide access to many of the features in the Setup utility. If you highlight these items and press Enter, a dialog box appears which lets you enter a password.
  • Page 65: Submenu: Boot

    Submenu: Boot Options summary: Quiet Boot Disabled Enabled Optimal Default, Failsafe Default En/Disable showing boot logo. Launch PXE OpROM Disabled Optimal Default, Failsafe Default Enabled Controls the execution of UEFI and Legacy PXE OpROm Chapter 3 – BIOS Setup...
  • Page 66: Bbs Priorities

    3.7.1 BBS Priorities Chapter 3 – BIOS Setup...
  • Page 67: Submenu: Exit

    Submenu: Exit Chapter 3 – BIOS Setup...
  • Page 68: Chapter 4 - Drivers Installation

    Chapter 4 Chapter 4 – Drivers Installation...
  • Page 69: Product Cd/Dvd

    Product CD/DVD The EPIC-KBS9 comes with a product DVD that contains all the drivers and utilities you need to setup your product. Insert the DVD and follow the steps in the autorun program to install the drivers. In case the program does not start, follow the sequence below to install the drivers.
  • Page 70 Open the.exe file in the folder Follow the instructions Drivers will be installed automatically Step 5 – Install Serial Port Drivers Open the Step 5 – Serial Port Driver (Optional) folder and select your SKU and OS Open the FintekSerial.exe file in the folder Follow the instructions Drivers will be installed automatically Chapter 4 –...
  • Page 71: Appendix A - Mating Connectors

    Appendix A Appendix A – Mating Connectors...
  • Page 72: List Of Mating Connectors And Cables

    887505318 SATA Cable 1709070500 CN13 SATA Port Molex 887505318 SATA Cable 1709070500 CN14 CPU FAN Molex 47054-1000 17592KBS90 Connector CN15 AAEON LPC SHR-12V-S-B 1703120130 Connector Cable CN16 COM Port Molex 51021-0900 COM Cable 1701090150 CN17 COM Port Molex 51021-0900 COM Cable 1701090150...
  • Page 73: Appendix B - I/O Information

    Appendix B Appendix B - I/O Information...
  • Page 74: I/O Address Map

    I/O Address Map Appendix A – Mating Connectors...
  • Page 75 Appendix A – Mating Connectors...
  • Page 76: Memory Address Map

    Memory Address Map Appendix A – Mating Connectors...
  • Page 77 Appendix A – Mating Connectors...
  • Page 78: Irq Mapping Chart

    IRQ Mapping Chart Appendix A – Mating Connectors...
  • Page 79 Appendix A – Mating Connectors...
  • Page 80: Appendix C - Digital I/O Ports

    Appendix C Appendix C – Digital I/O Ports...
  • Page 81: Digital I/O Register

    Digital I/O Register Appendix C – Digital I/O Ports...
  • Page 82 Appendix C – Digital I/O Ports...
  • Page 83 Appendix C – Digital I/O Ports...
  • Page 84: Digital I/O Sample Code

    Digital I/O Sample Code UINT32 SOC_GPIO_BASE_ADDRESS=0xFDAE06A8,SOC_GPIO_VAL=0; (i = 0; i < 8; i++) SOC_GPIO_VAL=MmioRead32(SOC_GPIO_BASE_ADDRESS+8*i); (SetupData.SOCGPPGx_Oe[i]==0)//GPIO set to input SOC_GPIO_VAL |= BIT8;//Set bit 8 SOC_GPIO_VAL &= (~BIT9);//Clear bit 9 else if (SetupData.SOCGPPGx_Oe[i]==1)//GPIO set to output SOC_GPIO_VAL |= BIT9;//Set bit 9 SOC_GPIO_VAL &= (~BIT8);//Clear bit 8 if(SetupData.SOCGPPGx_Val[i]==0) SOC_GPIO_VAL &=...

Table of Contents