Table 3-16. Bit Descriptions For The Alen Register; Alarm Enable Register - Solution Systems CompactPCI CPV5370-700-01 Installation And Reference Manual

Solution Systems Technologies Inc.
Functional Description

Alarm Enable Register

3
7 (most
significant
bit)
ENABLE
3-18
Solution Systems Technologies Inc.
The Alarm Enable Register (ALEN) defines the events that generate an
alarm output. Refer to

Table 3-16. Bit descriptions for the ALEN register

6 5 4
RES RES ENUM
SMB (Bit 0)
Set to a logic 1 to allow the generation of an Alarm when the SMB
Alert is active.
Write a logic 0 to this bit to disable an Alarm for this event
TEMP (Bit 1)
Set to a logic 1 to allow the generation of an Alarm when TEMP is
active.
Write a logic 0 to this bit to disable an Alarm for this event.
ALARM_A (Bit 3) and ALARM_B (Bit 2)
Set to a logic 1 to allow the generation of an Alarm when the
ALARM_A or ALARM_B go active.
Write a logic 0 to this bit to disable an Alarm for this event.
ENUM (Bit 4)
Set to a logic 1 to allow the generation of an Alarm when the ENUM
event occurs.
Write a logic 0 to this bit to disable an Alarm for this event.
ENABLE (Bit 7)
Set to a logic 1 to allow the listed events to generate an Alarm.
Write a logic 0 to prevent the events from generating an Alarm.
720-565-5995 | info@solusys.com | www.solusys.com
Table 3-16.
3 2
ALARM_A ALARM_B
Computer Group Literature Center Web Site
720-565-5995 | info@solusys.com | www.solusys.com
1 0 (least
significant
bit)
TEMP SMB