Integra DTR-5.9 Service Manual page 83

Hide thumbs Also See for DTR-5.9:
Table of Contents

Advertisement

IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS-46
Q6311
: ICL3221ECVZ (RS-232 Transmitters / Receivers)
BLOCK DIAGRAM
TERMINAL DESCRIPTION
Pin Name
Description
VCC
System power supply input (3.0V to 5.5V).
V+
Internally generated positive transmitter supply (+5.5V).
V-
Internally generated positive transmitter supply (-5.5V).
GND
Ground connection.
C1+
External capacitor (voltage doubler) is connected to this lead.
C1-
External capacitor (voltage doubler) is connected to this lead.
C2+
External capacitor (voltage inverter) is connected to this lead.
C2-
External capacitor (voltage inverter) is connected to this lead.
T1IN
TTL/CMOS compatible transmitter Inputs.
T1OUT
±15kV ESD Protected, RS-232 level (nominally +5.5V) transmitter outputs.
R1IN
±15kV ESD Protected, RS-232 compatible receiver inputs.
R1OUT
TTL/CMOS level receiver outputs.
INVALID
Active low output that indicates if no valid RS-232 levels are present on any receiver input.
EN
Active low receiver enable control; doesn't disable ROUTB outputs.
FORCEOFF
Active low to shut down transmitters and on-chip power supply.
This overrides any automatic circuitry and FORCEON.
FORCEON
Active high input to override automatic powerdown circuitry thereby keeping transmitters active.
TOP VIEW
EN
1
C1+
2
V+
3
C1-
4
C2+
5
C2-
6
V-
7
R1
R1IN
8
16
FORCEOFF
15
VCC
14
GND
13
T1OUT
12
FORCEON
11
T1IN
10
INVALID
9
R1OUT
DTR-5.9

Advertisement

Table of Contents
loading

Table of Contents