Advertisement
MAIN ( ON SCREEN ) SCHEMATIC DIAGRAM
5
TO REG
GND
4
TO VIDEO/N.AUDIO
V_TO_OSD
V_FROM_OSD
2Fsc
CHARA_DATA
3
TO REG
SW5V
GND
TO SYSCON
P.MUTE[L]
I2C_DATA
2
I2C_CLK
SYNC_DET[H]
OSD_CS
S.CLK
S.DATA_FR_SYS
1
A
R225
3.3k
B206
R223
R224
OPEN
Q208
L201
OPEN
1^
C201 C202
220
/6.3
R201
0'
B204
SHORT
B203
SHORT
D201
1.5k'
D202
100
D203
100
B
C
100
Q207
2SA1037AK/QR/
L206
2SA1530A/QR/
22^
R216
R213
10K
0'
R212
C222
330
1
/50
R220
OPEN
C218
C217
1
/50
56p
OPEN
IC201
R226
R208
LC74776-9791
2.2k
1k
L202
C204
SHORT
0.01
C206
C207
33p
33p
D
E
2-19
2-20
L204
C209
10^
0.47
R211
C214 C215
5.6K
0.22 0.22
R209
6.8k
R210
1.8k
C212
C213
0.1
4.7
/25
C208
C210
C211
OPEN
100p
100p
F
C225
220
/6.3
p30111001a_rev0
G
Advertisement
