Yamaha Clavinova CLP-265GP Service Manual page 19

Hide thumbs Also See for Clavinova CLP-265GP:
Table of Contents

Advertisement

● ISP1161A1BD (X5879A00) USB CONTROLLER
PIN
NAME
I/O
NO.
1
DGND
-
2
D2
I/O
3
D3
I/O
4
D4
I/O
5
D5
I/O
6
D6
I/O
7
D7
I/O
8
DGND
-
9
D8
I/O
10
D9
I/O
11
D10
I/O
12
D11
I/O
13
D12
I/O
14
D13
I/O
15
DGND
-
16
D14
I/O
17
D15
I/O
18
DGND
-
19
Vhold1
-
20
NC
-
21
/CS
I
22
/RD
I
23
/WR
I
24
Vhold2
-
25
DREQ1
O
26
DREQ2
O
27
/DACK1
I
28
/DACk2
I
29
INT1
O
30
INT2
O
31
TEST
O
32
/RESET
I
● µPD780031AYGK-NO6 (X2599200) E-TKS
PIN
NAME
I/O
NO.
1
P50/A8
I/O
2
P51/A9
I/O
3
P52/A10
I/O
4
P53/A11
I/O
Port 5 / Higher address bus
5
P54/A12
I/O
6
P55/A13
I/O
7
P56/A14
I/O
8
P57/A15
I/O
9
Vss0
-
Ground
10
V
0
-
Power supply
DD
11
P30
I/O
Port 3
12
P31
I/O
13
P32/SDA0
I/O
Port 3 / Serial data input/output
14
P33/SCL0
I/O
Port 3 / Serial clock input/output
15
P34
I/O
16
P35
I/O
Port 3
17
P36
I/O
18
P20/SI30
I/O
Port 2 / Serial data input
19
P21/SO30
I/O
Port 2 / Serial data output
20
P22/SCK30
I/O
Port 2 / Serial clock input/output
21
P23RxD0
I/O
Port 2 / Serial data input
22
P24/TxD0
I/O
Port 2 / Serial data output
23
P25/ASCK0
I/O
Port 2 / Serial clock input/output
24
V
1
-
Power supply
DD
25
AVss
-
Ground
26
P17/ANI7
I
27
P16/ANI6
I
28
P15/ANI5
I
29
P14/ANI4
I
Port 1 / A/D converter analog input
30
P13/ANI3
I
31
P12/ANI2
I
32
P11/ANI1
I
FUNCTION
Digital ground
DATA bus
Digital ground
DATA bus
Digital ground
DATA bus
Digital ground
Voltage holding pin
No connection
Chip select
Read strobe
Write strobe
Voltage holding pin
HC DMA request
DC DMA request
HC DMA acknowledge
DC DMA acknowledge
HC interrupt output
DC interrupt output
test output
Reset input
FUNCTION
PIN
NAME
I/O
NO.
33
NDP_SEL
I
34
EOT
I
35
DGND
-
36
D_SUSPEND
O
37
D_WAKEUP
I
38
/GL
O
39
D_VBUS
I
40
H_WAKEUP
I
41
CLKOUT
O
42
H_SUSPEND
O
43
XTAL1
I
44
XTAL2
I
45
DGND
-
46
/H_PSW1
O
47
/H_PSW2
O
48
D_DM
AI/O USB D- data line for DC
49
D_DP
AI/O USB D+ data line for DC
50
H_DM1
AI/O USB D- data line for HC
51
H_DP1
AI/O USB D+ data line for HC
52
H_DM2
AI/O USB D- data line for HC
53
H_DP2
AI/O USB D+ data line for HC
54
/H_OC1
I
55
/H_OC2
I
56
Vcc
-
57
AGND
-
58
Vreg
-
59
A0
I
60
A1
I
61
NC
-
62
DGND
-
63
D0
I/O
64
D1
I/O
GH3_EBUS H/GH3_EBUS L/GH3_EBUS M: IC001
PIN
NAME
I/O
NO.
33
P10/ANI0
I
34
AV
I
REF
35
AV
-
DD
36
RESET
I
37
XT2
-
38
XT1
I
39
IC
-
40
X2
-
41
X1
I
42
Vss1
-
43
P00/INTP0
I/O
44
P01/INTP1
I/O
45
P02/INTP2
I/O
46
I/O
P03/INTP3/ADTRG
47
P70/TI00/TO0
I/O
48
P71/TI01
I/O
49
I/O
P72/TI50/TO50
50
I/O
P73/TI51/TO51
51
P74/PCL
I/O
52
P75/BUZ
I/O
53
P64/RD
I/O
54
P65/WR
I/O
55
P66/WAIT
I/O
56
P67/ASTB
I/O
57
P40/AD0
I/O
58
P41/AD1
I/O
59
P42/AD2
I/O
60
P43/AD3
I/O
61
P44/AD4
I/O
62
P45/AD5
I/O
63
P46/AD6
I/O
64
A47/AD7
I/O
DM: IC27
FUNCTION
Indicates to the HC
EOT input
Digital ground
DC 'suspend' state output
DC wake-up input
GoodLink LED output
DC USB input
HC wake-up input
Programmable clock out
HC 'suspend' output
Crystal input
Crystal output
Digital ground
Power switching control
Power switching control
Overcurrent sensing input
Overcurrent sensing input
Power supply(3.3V)
Analog ground
3.3V regulator output
Address bus
Address bus
No connection
Digital ground
DATA bus
FUNCTION
Port 1 / A/D converter analog input
A/D converter reference voltage input
Analog power supply
System reset input
Subsystem clock oscillation
Internally connected
Main system clock oscillation
Ground
Port 0 / External interrupt request input
Port 0 / External interrupt request input / Trigger signai input
Port 7 / External count clock input / 16-bit timer/event counter 0 output
Port 7 / Capture trigger input
Port 7 / External count clock input / 8-bit timer/event counter 50 output
Port 7 / External count clock input / 8-bit timer/event counter 51 output
Port 7 / Clock output
Port 7 / Buzzer output
Port 6 / Strobe signal output for reading
Port 6 / Strobe signal output for writing
Port 6 / Wait insertion
Port 6 / Strobe output
Port 4 / Lower address/data bus
CLP-265GP
19

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents