Tcon Block Diagram; Tcon Dc/Dc Converters - Philips 32PFL8605H/12 Service Manual

Hide thumbs Also See for 32PFL8605H/12:
Table of Contents

Advertisement

LVDS
S p re a d
Input
S p e c tru m
R 1 A ~E
LV D S
R e c e iv er
R 1 C L K
R 2 A ~E
LV D S
R e c e iv er
R 2 C L K
Notes to figure
7-38 TCON block
LVDS receiver: converts the data stream back into RGB
data and SYNC signals (Vsync, Hsync, Data Enable - DE)
ODC: Over Drive Circuit - to improve LC response
Data Path Block: the video RGB data input to data path
block is delayed to align the column driver start pulse with
the column driver data
+ 12V
C o n tro lle r
Circuit Descriptions
S D R A M
1 6 bit
O P C
O D C
2
I
C
R O M
2
I
C
S lav e
M aster
E E P R O M
Figure 7-38 TCON block diagram
diagram:
D C /D C
Figure 7-39 TCON DC/DC converters
div. table
T im in g C o n tro lle r IC
D a ta
P a th
B lo c k
(L in e
B u ffer)
D C A
Ve rtic a l & H o rizo n ta l
Tim in g g e n e ra tio n
H
/
s y n c
V
sync
S S
(S p re a d Spectrum C lo c k)
C L K
DE
Timing Control Function: generates control signals to
column drivers and row drivers (Source Enable - SOE,
Gate Enable - GOE, Gate Start Pulse - GSP).
For an overview of the TCON DC/DC converters, refer to figure
7-39 TCON DC/DC
L G D
S H P
V G H
+2 8 V
+3 5 V
V G L
-6 V
-6 V
V c c
+3 V 3
+3 V 3
V c c
+1 V 8
+1 V 2
Vre f
+1 6 V
+1 5 V 2
V d d
+1 6 V
+1 5 V 6
back to
Q551.1E LA
7.
M ini-LVDS
Transmitter
M ini-LVDS
Transmitter
Gate D river
C trl S ign als
Source D river
C trl S ign als
18770_239_100127.eps
converters.
W h ere U sed
To G a te D riv e rs (G a te
H ig h Vo lta g e )
To G a te D riv e rs (G a te
L o w Vo lta g e )
Tim in g C o n tro lle r IC
S u p p ly Vo lta g e
Tim in g C o n tro lle r IC
S u p p ly Vo lta g e
G a m m a R e fe renc e
Vo lta g e
S o u rc e D riv e r S u p p ly
Vo lta g e
18770_240_100128.eps
EN 69
M in i-
LVDS
Output
RLV P /N
Right h alf
data
Control
Signal
Output
100127
100128
2010-Oct-01

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents