Download Print this page

Advertisement

Quick Links

1
Introduction
The performance of the evaluation board is as follows:
Input range: 36V to 78V
Output voltage: 3.3V
Output current: 0 to 30A
Measured efficiency: 90% at 30A, 92.5% at 15A
Frequency of operation: 230kHz
Board size: 2.3 x 2.4 x 0.5 inches
Load Regulation: 1%
Line Regulation: 0.1%
Line UVLO, Hiccup Current Limit
The printed circuit board consists of 4 layers of 3 ounce copper on FR4 material with a total thickness of
0.050 inches. Soldermask has been omitted from some areas to facilitate cooling. The unit is designed for
continuous operation at rated load at < 40°C and a minimum airflow of 200 CFM.
2
Theory of Operation
Power converters based on the Forward topology offer high efficiency and good power handling capability
in applications up to several hundred Watts. The operation of the transformer in a forward topology does
not inherently self-reset each power switching cycle, a mechanism to reset the transformer is required.
The active clamp reset mechanism is presently finding extensive use in medium level power converters in
the 50 to 200W range.
The Forward converter is derived from the Buck topology family, employing a single modulating power
switch. The main difference between the topologies are, the Forward topology employs a transformer to
provide input / output ground isolation and a step down or step up function.
Each cycle, the main primary switch turns on and applies the input voltage across the primary winding,
which has 12 turns. The transformer secondary has 2 turns, leading to a 6:1 step-down of the input
voltage. For an output voltage of 3.3V the required duty cycle (D) of the main switch must vary from
approximately 65% (low line) to 25% (high line). The clamp capacitor along with the reset switch reverse
biases the transformer primary each cycle when the main switch turns off. This reverse voltage resets the
transformer. The clamp capacitor voltage is Vin / (1-D).
The secondary rectification employs self-driven synchronous rectification to maintain high efficiency and
ease of drive.
Feedback from the output is processed by an amplifier and reference, generating an error voltage, which
is coupled back to the primary side control through an optocoupler. The COMP input to the LM5026
greatly increases the achievable loop bandwidth. The capacitance effect (and associated pole) of the
optocoupler is greatly reduced by holding the voltage across the optocoupler constant. The LM5026
current mode controller pulse width modulates the error signal with a ramp signal derived from the
transformer primary. A standard "type II" (pole-zero-pole) is used as a compensation network. The
LM5026 provides a controlled delay necessary for the reset switch.
The evaluation board can be synchronized to an external clock with a recommended frequency range of
230 to 300KHz.
All trademarks are the property of their respective owners.
SNVA117A – September 2005 – Revised May 2013
Submit Documentation Feedback
AN-1387 LM5026 Evaluation Board
Copyright © 2005–2013, Texas Instruments Incorporated
SNVA117A – September 2005 – Revised May 2013
AN-1387 LM5026 Evaluation Board
User's Guide
1

Advertisement

loading
Need help?

Need help?

Do you have a question about the AN-1387 LM5026 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for Texas Instruments AN-1387 LM5026

  • Page 1 The evaluation board can be synchronized to an external clock with a recommended frequency range of 230 to 300KHz. All trademarks are the property of their respective owners. SNVA117A – September 2005 – Revised May 2013 AN-1387 LM5026 Evaluation Board Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 2: Source Power

    If large enough, this droop will cause a chattering condition upon power up. This chattering condition is an interaction with the evaluation board undervoltage lockout, the cabling impedance and the inrush current. AN-1387 LM5026 Evaluation Board SNVA117A – September 2005 – Revised May 2013 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 3 48V input and a load of 5A. There is no overshoot during startup. SNVA117A – September 2005 – Revised May 2013 AN-1387 LM5026 Evaluation Board Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 4 Volts/div = 50mV Horizontal Resolution = 2µs/div Resolution = 1µs/div Figure 5. Typical Output Ripple Figure 6. Drain Voltage of Q1 AN-1387 LM5026 Evaluation Board SNVA117A – September 2005 – Revised May 2013 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 5 Synchronous rectifier, Q5 gate Volts/div = 5V Horizontal Resolution = 1µs/div Figure 7. Drain Voltage of Q1 Figure 8. Gate Voltages SNVA117A – September 2005 – Revised May 2013 AN-1387 LM5026 Evaluation Board Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 6: Application Circuit

    Application Circuit www.ti.com Application Circuit Figure 9. Application Circuit: Input 36 to 78V, Output 3.3V, 30A AN-1387 LM5026 Evaluation Board SNVA117A – September 2005 – Revised May 2013 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 7 R16, R17 CRCW12065R60F RESISTOR 5.6Ω R20, R21 CRCW2512100J RESISTOR 10Ω, 1W CRCW12061000F RESISTOR 100Ω CRCW12062492F RESISTOR 24.9kΩ CRCW12061502F RESISTOR 15kΩ SNVA117A – September 2005 – Revised May 2013 AN-1387 LM5026 Evaluation Board Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 8: Pcb Layouts

    CONTROLLER, Texas Instruments MOCD207M OPTO-COUPLER, QT OPTO LM6132 OPAMP, Texas Instruments LM4041 REFERENCE, Texas Instruments PCB Layouts Figure 10. AN-1387 LM5026 Evaluation Board SNVA117A – September 2005 – Revised May 2013 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 9 PCB Layouts www.ti.com Figure 11. Figure 12. SNVA117A – September 2005 – Revised May 2013 AN-1387 LM5026 Evaluation Board Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 10 PCB Layouts www.ti.com Figure 13. Figure 14. AN-1387 LM5026 Evaluation Board SNVA117A – September 2005 – Revised May 2013 Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 11 PCB Layouts www.ti.com Figure 15. SNVA117A – September 2005 – Revised May 2013 AN-1387 LM5026 Evaluation Board Submit Documentation Feedback Copyright © 2005–2013, Texas Instruments Incorporated...
  • Page 12: Important Notice

    IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue.