16-bit microcontrollers and digital signal controllers with high-speed pwm, op amps and advanced analog (546 pages)
Summary of Contents for Microchip Technology PIC32MX5XX
Page 1
EN : Th is Dat asheet is pr esent ed by t he m anuf act ur er . Please v isit our websit e f or pr icing and av ailabilit y at w w w.hest or e.hu.
Page 3
TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies.
Page 29
30.0 Development Support................................177 31.0 Electrical Characteristics ................................181 32.0 Packaging Information................................225 Appendix A: Migrating from PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX Devices ................ 239 Appendix B: Revision History................................240 The Microchip Web Site ..................................251 Customer Change Notification Service .............................. 251 Customer Support ....................................
This document contains device-specific information for PIC32MX5XX/6XX/7XX devices. Note 1: This data sheet summarizes the features Figure 1-1 illustrates a general block diagram of the of the PIC32MX5XX/6XX/7XX family of core peripheral modules devices. It is not intended to be a PIC32MX5XX/6XX/7XX family of devices.
Basic Connection Requirements length from the pin to the capacitor is within one- quarter inch (6 mm) in length. Getting started with the PIC32MX5XX/6XX/7XX family • Handling high frequency noise: If the board is of 32-bit Microcontrollers (MCUs) requires attention to...
- Atomic interrupt enable/disable - GPR shadow registers to minimize latency Note 1: This data sheet summarizes the features for interrupt handlers of the PIC32MX5XX/6XX/7XX family of - Bit field manipulation instructions devices. It is not intended to be a ®...
PIC32MX5XX/6XX/7XX Architecture Overview 3.2.2 MULTIPLY/DIVIDE UNIT (MDU) The PIC32MX5XX/6XX/7XX family core includes a The PIC32MX5XX/6XX/7XX family core contains sev- Multiply/Divide Unit (MDU) that contains a separate eral logic blocks working together in parallel, providing pipeline for multiply and divide operations. This pipeline an efficient high-performance computing engine.
COPROCESSOR 0 REGISTERS Register Register Function Number Name Reserved Reserved in the PIC32MX5XX/6XX/7XX family core. HWREna Enables access via the RDHWR instruction to selected hardware registers. BadVAddr Reports the address for the most recent address-related exception. Count Processor cycle count.
Table 3-3 lists the exception types in order of priority. TABLE 3-3: PIC32MX5XX/6XX/7XX FAMILY CORE EXCEPTION TYPES Exception Description Reset Assertion MCLR or a Power-on Reset (POR). EJTAG debug single step.
JTAG instructions, special instructions The majority of the power consumed by the defined in the EJTAG specification define which PIC32MX5XX/6XX/7XX family core is in the clock tree registers are selected and how they are used. and clocking registers. The PIC32 family uses exten- sive use of local gated clocks to reduce this dynamic power consumption.
Flash controller, that access memory independently of PIC32MX5XX/6XX/7XX microcontrollers provide 4 GB the CPU. of unified virtual memory address space. All memory The memory maps for the PIC32MX5XX/6XX/7XX regions, including program, data memory, SFRs and devices are illustrated in Figure 4-1...
Page 103
= unknown value on Reset; — = unimplemented, read as ‘0’. Reset values are shown in hexadecimal. Note Reset values are dependent on the device variant. Refer to “PIC32MX5XX/6XX/7XX Family Silicon Errata and Data Sheet Clarification” (DS80480) for more information.
PIC32MX5XX/6XX/7XX FLASH PROGRAM MEMORY PIC32MX5XX/6XX/7XX devices contain an internal Flash program memory for executing user code. There Note 1: This data sheet summarizes the features are three methods by which the user can program this of the PIC32MX5XX/6XX/7XX family of memory: devices.
Master Reset signal, SYSRST. The Note 1: This data sheet summarizes the features following is a list of device Reset sources: of the PIC32MX5XX/6XX/7XX family of • POR: Power-on Reset devices. It is not intended to be a •...
PIC32MX5XX/6XX/7XX INTERRUPT CONTROLLER The PIC32MX5XX/6XX/7XX interrupt module includes the following features: Note 1: This data sheet summarizes the features • Up to 96 interrupt sources of the PIC32MX5XX/6XX/7XX family of • Up to 64 interrupt vectors devices. It is not intended to be a •...
PIC32MX5XX/6XX/7XX OSCILLATOR The PIC32MX5XX/6XX/7XX oscillator system has the following modules and features: CONFIGURATION • A Total of four external and internal oscillator Note 1: This data sheet summarizes the features options as clock sources of the PIC32MX5XX/6XX/7XX family of • On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating devices.
Flash memory Note 1: This data sheet summarizes the features regions by implementing instruction caching, constant of the PIC32MX5XX/6XX/7XX family of data caching and instruction prefetching. devices. It is not intended to be a comprehensive reference source.
- Bytes need not be word-aligned at source Note 1: This data sheet summarizes the features and destination of the PIC32MX5XX/6XX/7XX family of • Fixed priority channel arbitration devices. It is not intended to be a • Flexible DMA channel operating modes: comprehensive reference source.
USB full-speed and low-speed communi- Note 1: This data sheet summarizes the features cation. The voltage comparators monitor the voltage on of the PIC32MX5XX/6XX/7XX family of the V pin to determine the state of the bus. The devices. It is not intended to be a transceiver provides the analog translation between comprehensive reference source.
Page 129
PIC32MX5XX/6XX/7XX FIGURE 11-1: PIC32MX5XX/6XX/7XX FAMILY USB INTERFACE DIAGRAM USBEN USB Suspend Oscillator 8 MHz Typical CPU Clock Not P TUN<5:0> Sleep Primary Oscillator Div x Div 2 UFRCEN OSC1 UPLLEN UPLLIDIV To Clock Generator for Core and Peripherals USB Suspend...
To add flexibility and functionality, some Note 1: This data sheet summarizes the features pins are multiplexed with alternate function(s). These of the PIC32MX5XX/6XX/7XX family of functions depend on which peripheral features are on devices. It is not intended to be a the device.
16-bit timer that can operate Note 1: This data sheet summarizes the features as a free-running interval timer for various timing applica- of the PIC32MX5XX/6XX/7XX family of tions and counting external events. This timer can also devices. It is not intended to be a be used with the Low-Power Secondary Oscillator comprehensive reference source.
Timer2 with Timer3 and Timer4 with Timer5. Note 1: This data sheet summarizes the features The 32-bit timers can operate in three modes: of the PIC32MX5XX/6XX/7XX family of • Synchronous internal 32-bit timer devices. It is not intended to be a •...
- Capture timer value on every falling edge of Note 1: This data sheet summarizes the features input at ICx pin of the PIC32MX5XX/6XX/7XX family of - Capture timer value on every rising edge of devices. It is not intended to be a input at ICx pin comprehensive reference source.
Note 1: This data sheet summarizes the features selected time base events. For all modes of operation, of the PIC32MX5XX/6XX/7XX family of the OCMP module compares the values stored in the devices. It is not intended to be a OCxR and/or the OCxRS registers to the value in the comprehensive reference source.
These peripheral devices may be Serial EEPROMs, Shift registers, dis- Note 1: This data sheet summarizes the features play drivers, A/D Converters, etc. The PIC32 SPI mod- of the PIC32MX5XX/6XX/7XX family of ® ule is compatible with Motorola SPI and SIOP devices.
Figure 18-1 illustrates the C module block diagram. Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of Each I C module has a 2-pin interface: the SCLx pin is devices. It is not intended to be a clock and the SDAx pin is data.
• One or two Stop bits Note 1: This data sheet summarizes the features • Hardware auto-baud feature of the PIC32MX5XX/6XX/7XX family of • Hardware flow control option devices. It is not intended to be a • Fully integrated Baud Rate Generator (BRG) with comprehensive reference source.
• Up to 16 programmable address lines Note 1: This data sheet summarizes the features • Up to two Chip Select lines of the PIC32MX5XX/6XX/7XX family of • Programmable strobe options devices. It is not intended to be a - Individual read and write strobes, or comprehensive reference source.
• 24-hour format (military time) Note 1: This data sheet summarizes the features • Visibility of one-half second period of the PIC32MX5XX/6XX/7XX family of • Provides calendar: Weekday, date, month and devices. It is not intended to be a year comprehensive reference source.
• Automatic Channel Scan mode Note 1: This data sheet summarizes the features • Selectable conversion trigger source of the PIC32MX5XX/6XX/7XX family of • 16-word conversion result buffer devices. It is not intended to be a • Selectable buffer fill modes comprehensive reference source.
- Each FIFO can have up to 32 messages for a Note 1: This data sheet summarizes the features total of 1024 messages of the PIC32MX5XX/6XX/7XX family of - FIFO can be a transmit message FIFO or a devices. It is not intended to be a receive message FIFO comprehensive reference source.
• Supports 10/100 Mbps data transfer rates Note 1: This data sheet summarizes the features • Supports full-duplex and half-duplex operation of the PIC32MX5XX/6XX/7XX family of • Supports RMII and MII PHY interface devices. It is not intended to be a •...
Note 1: This data sheet summarizes the features configured in a variety of ways. of the PIC32MX5XX/6XX/7XX family of Following are some of the key features of this module: devices. It is not intended to be a •...
Note 1: This data sheet summarizes the features of them. of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a A block diagram of the module is illustrated in comprehensive reference source.
Sleep mode has the lowest power consumption of the This section describes power-saving features for the device power-saving operating modes. The CPU and PIC32MX5XX/6XX/7XX. The PIC32 devices offer a total most peripherals are Halted. Select peripherals can of nine methods and modes, organized into two...
28.0 SPECIAL FEATURES Note: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. “Watchdog Timer and Power-up Timer”...
Page 171
This section describes the operation of the WDT and • Configuration or software controlled Power-up Timer of the PIC32MX5XX/6XX/7XX. • User-configurable time-out period The WDT, when enabled, operates from the internal • Can wake the device from Sleep or Idle...
Page 172
28.3.3 POWER-UP REQUIREMENTS The on-chip regulator is designed to meet the power-up All PIC32MX5XX/6XX/7XX devices’ core and digital requirements for the device. If the application does not logic are designed to operate at a nominal 1.8V. To use the regulator, then strict power-up conditions must simplify system designs, most devices in the be adhered to.
Page 173
Programming and Diagnostics PIC32 devices incorporate two programming and diag- nostic modules, and a trace controller, that provide a PIC32MX5XX/6XX/7XX devices provide a complete range of functions to the application developer. range of programming and diagnostic features that can increase the flexibility of any application using them.
PIC32MX5XX/6XX/7XX 29.0 INSTRUCTION SET The PIC32MX5XX/6XX/7XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. The PIC32 device family does not support the following features: • Core extend instructions • Coprocessor 1 instructions • Coprocessor 2 instructions ®...
Absolute maximum ratings for the PIC32MX5XX/6XX/7XX devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.
Page 192
PIC32MX5XX/6XX/7XX 31.2 AC Characteristics and Timing Parameters The information contained in this section defines PIC32MX5XX/6XX/7XX AC characteristics and timing parameters. FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS Load Condition 1 – for all pins except OSC2 Load Condition 2 – for OSC2 = 464 Ω...
24 for migrating from PIC32MX3XX/4XX devices to the to 25. PIC32MX5XX/6XX/7XX family of devices. The code developed for the PIC32MX3XX/4XX devices can be ported to the PIC32MX5XX/6XX/7XX devices after making the appropriate changes outlined below.
Need help?
Do you have a question about the PIC32MX5XX and is the answer not in the manual?
Questions and answers