VIORE PDP4210EA Service Manual page 22

Hide thumbs Also See for PDP4210EA:
Table of Contents

Advertisement

A
XTALI
XTALI
4
XTALO
U7
XTALO
4
4
ANALOGVDD
ANALOGVDD
4
ADCV DD
ADCVDD
4
APLLVDD
APLLVDD
4
VPLLVDD
ADC VDD4
C3
VPLLVDD
4
VFEVDD1
ADCPLLVDD1
ADC VDD4
D3
ADCPLLVDD1 4
ADCVDD4
ADCPLLVDD
MPX1
C1
ADCPLLVDD
4
SIF
AUXTOP
MPX2
C2
AUXTOP
4
AF
AUXBOTTOM
GND
L11
AUXBOTTOM
4
ADCVSS4
REXTA
VREFP4
D1
REXTA
4
REFP4
APLL_CAP
V REFN4
D2
APLL_CAP
4
REFN4
PWM2VREF
GND
F2
PWM2VREF
4
ADCVSS
ADC VDD0
AD IN4
D4
ADCVDD0
4
ADIN4
ADC VDD4
AD IN3
E1
ADCVDD4
4
ADIN3
AVCM
AD IN2
E2
AVCM
4
ADIN2
VOCM
AD IN1
E3
VOCM
4
ADIN1
VICM
AD IN0
E4
VICM
4
ADIN0
VREFP4
ADCV DD
F1
VREFP4
4
ADCVDD
V REFN4
PWM2VREF
F4
VREFN4
4
PWM2VREF
DA CFS
AUXTOP
F3
DACFS
4
AUXVTOP
DA CVREF
AUXBOTTOM
G3
DACVREF
4
AUXVBOTTOM
DACV DD
GND
J3
DACVDD
4
VPLLVSS
LVDDA
VPLLVDD
G4
LVDDA
4
VPLLVDD
I R
VPLLVDD
H3
IR
7,11
DLLVDD
GND
K3
DLLVSS
GND
K4
BGVSS
REXTA
J4
REXTA
VPLLVDD
H4
BGVDD
LVDDA
L3
LVDDA
AP7
G2
A7P
G1
A7N
H2
CLK2P
H1
CLK2N
GND
M12
LVSSA
AP6
J2
A6P
A N6
J1
A6N
AP5
K2
A5P
A N5
K1
A5N
LVDDA
3
L4
LVDDB
AP4
L2
A4P
A N4
L1
A4N
AP3
M2
A3P
A N3
M1
A3N
GND
M11
LVSSB
CLK1+
N2
CLK1P
CLK1-
N1
CLK1N
AP2
P2
A2P
A N2
P1
A2N
LVDDA
M3
LVDDC
AP1
R2
A1P
A N1
R1
A1N
AP0
T2
A0P
A N0
T1
A0N
GND
N12
LVSSC
DACV DD
N3
DACVDDC
DA CVREF
M4
VREF
DA CFS
N4
FS
GND
N11
DACVSSC
T4
SVM
DACV DD
P3
DACVDDB
GND
R3
DACVSSB
DACV DD
P4
DACVDDA
G
U4
G
GND
R4
DACVSSA
B
U3
B
R
V4
R
T3
DE
VS YNC
U1
VSYNCO
H SYNC
U2
HSYNCO
V1
VCLK
V2
EBO7
V3
EBO6
W1
EBO5
W2
EBO4
DV33A
AC9
DVDD3I
W3
EBO3
2
W4
EBO2
Y1
EBO1
Y2
EBO0
Y3
EGO7
GND
P11
DVSS18
Y4
EGO6
AA1
EGO5
AA2
EGO4
AA3
EGO3
AA4
EGO2
AB1
EGO1
AB2
EGO0
AB3
ERO7
AB4
ERO6
AC1
ERO5
DV18A
AC18
DVDD18
AC2
ERO4
AC3
ERO3
AC4
ERO2
GND
R11
DVSS3
AD1
ERO1
AD2
ERO0
OBO7
AD3
OBO7
OBO6
AD4
OBO6
OBO5
AE1
OBO5
1
A
B
MT8205
DV33A
DV18A
DV33A
DV18A
B
C
R9
Change by MTK
1k
C
D
R106
DV33A
0
5VSB
0
U27
R104
LM809
SOT23/SMD
RSTVCC
URST#
3
2
IN
OUT
CB135
CE81
+
R270
0.1uF
22uF/25v
100K
External Reset Circuit
DV IDE
C24
DE_DVI
DVIVSY NC
D24
VSYNC_DVI
DV IHSYNC
A24
HSYNC_DVI
DV18A
Y24
DVDD18
A25
AOSDATA0
AOSDATA1
A26
AOSDATA1
DV33A
B26
AOSDATA2
F23
DV33A
DVDD3I
AOSDATA3
B25
AOSDATA3
DOUT
DV33A
B24
LIN
DACBCLK
C26
AOBCK
DACLRC
C25
AOLRCK
E24
DACMCLK
R7
D1
AOMCLK
GND
10K/NC
N15
DVSS3
A_DQ24
G26
DQ24
A_DQ25
1N4148/SMD
G25
DQ25
A_DQ26
F26
DQ26
F24
SDV25
URST#
DVDD2
A_DQ27
F25
DQ27
A_DQ28
E26
DQ28
N16
GND
DVSS2
A_DQ29
CE11
E25
+
DQ29
SDV25
G24
DVDD2
A_DQ30
10uF/25v/NC
D26
DQ30
A_DQ31
D25
DQ31
H25
A_DQS3
DQS3
A_DQM1
H26
DQM1
GND
P14
DVSS18
A_DQS2
J25
DQS2
A_DQ23
Internal Reset Circuit
J26
DQ23
K25
A_DQ22
DQ22
GND
P16
DVSS2
A_DQ21
K26
DQ21
A_DQ20
L25
DQ20
DV18A
AA24
DVDD18
A_DQ19
L26
DV33A
DQ19
SDV25
H24
DVDD2
A_DQ18
M25
DQ18
M26
A_DQ17
DQ17
A_DQ16
R8
N25
DQ16
A_RA4
J23
47k
RA4
GND
R16
DVSS2
A_RA5
J24
RA5
K23
A_RA6
RA6
A_RA7
DACBCLK
K24
RA7
A_RA8
L23
RA8
GND
GND
R14
DVSS18
A_RA9
L24
RA9
M23
A_RA11
RA11
A_CKE
N26
CKE
SDV25
H23
DVDD2
P26
A_CLK
RCLK
A_CLK#
P25
RCLKB
GND
P15
DVSS2
A_RA3
M24
RA3
A_RA2
N23
RA2
N24
A_RA1
RA1
A_RA0
R26
RA0
A_RA10
P24
RA10
A_BA1
P23
BA1
SDV25
U23
DVDD2I
AA23
DV18A
DVDD18
A_BA0
R24
BA0
A_CS#
R23
RCS#
A_RAS#
T24
RAS#
GND
R15
DVSS2
A_CAS#
T23
CAS#
A_WE#
U24
RWE#
A_DQ8
W26
DQ8
V25
A_DQ9
DQ9
A_DQ10
V26
DQ10
SDV25
V23
DVDD2
A_DQ11
U25
DQ11
GND
T13
DVSS18
U26
A_DQ12
DQ12
A_DQ13
T25
DQ13
GND
T15
DVSS2
A_DQ14
T26
DQ14
A_DQ15
R25
DQ15
W25
A_DQS1
DQS1
GND
W23
AVSS18
DV18A
Y23
AVDD18
G23
V REF
RVREF
GND
T16
DVSS18
A_DQM0
Y26
DQM0
A_DQS0
Y25
DQS0
A_DQ7
AA26
DQ7
V24
SDV25
DVDD2
A_DQ6
AA25
DQ6
A_DQ5
AB26
DQ5
GND
T14
DVSS2
A_DQ4
AB25
DQ4
AC26
A_DQ3
DQ3
SDV25
W24
DVDD2
A_DQ2
AC25
DQ2
AD26
A_DQ1
DQ1
A_DQ0
AD25
DQ0
BGA388/SOCKET
MT8205
UP3_4 FOR S/W SCL
UP3_5 FOR S/W SDA
HWSDA
R15
R/NC
SDA_8205
HWSCL
SCL_8205
R16
R/NC
UP3_5
R17
0
UP3_4
R18
0
AD IN3
R365
10K
AD IN2
R366
10K
AD IN1
R367
10K
AD IN0
R368
10K
Title
Size
Doc Number
MT5205BGA388
C
Date:
Wednesday, October 12, 2005
D
E
DV IODCK
DVIODCK
9,13
DV IDE
DVIDE
9,13
DV IHSYNC
DVIHSYNC
9,13
DVIVSY NC
DVIVSYNC
9,13
A_DQS[0..3]
A_DQS[0..3] 5
A_RA[0..11]
A_RA[0..11] 5
A_BA[0..1]
A_BA[0..1]
5
A_DQM[0..1]
A_DQM[0..1] 5
A_DQ[0..31]
A_DQ[0..31] 5
A_CLK
A_CLK
5
A_CLK#
A_CLK#
5
A_CKE
A_CKE
5
4
A_CS#
A_CS#
5
A_RAS#
A_RAS#
5
A_CAS#
A_CAS#
5
A_WE#
A_WE#
5
SDV25
SDV25
5
V REF
VREF
5
ORO7
ORO7
12
ORO4
ORO4
12
ORO2
ORO2
7
VI[0..23]
VI[0..23]
9,13
F_A[0..20]
F_A[0..20]
5
F_ D[0..7]
F_D[0..7]
5
F_OE#
F_OE#
5
TXD
TXD
1,13
RXD
RXD
1,13
WE#
WE#
13
PCE#
PCE#
5
8205UP3_0
8205UP3_0
11
MPX1
MPX1
8
MPX2
MPX2
8
VS YNC
VSYNC
10
H SYNC
HSYNC
10
OGO[0..6]
OGO[0..6]
7,9,13
OBO[0..7]
OBO[0..7]
11
AP[0..7]
AP[0..7]
10
A N[0..6]
AN[0..6]
10
R
R
10
G
G
10
B
B
10
RED+
RED+
8
R ED-
RED-
8
3
GREEN+
GREEN+
8
GREEN-
GREEN-
8
BLUE+
BLUE+
8
BLUE-
BLUE-
8
CVBS1+
CVBS1+
8
CVBS1-
CVBS1-
8
CVBS2+
CVBS2+
8
CVBS2-
CVBS2-
8
CVBS0+
CVBS0+
8
CVBS0-
CVBS0-
8
SOY
SOY
7
SY+
SY+
8
S Y-
SY-
8
SC+
SC+
8
SC-
SC-
8
Y +
Y+
8
Y -
Y-
8
CB+
CB+
8
CB-
CB-
8
CR+
CR+
8
C R-
CR-
8
CLK1+
CLK1+
10
CLK1-
CLK1-
10
SCL_8205
SCL_8205
10
SDA_8205
SDA_8205
10
DACBCLK
DACBCLK
12
DACMCLK
DACMCLK
12
DACLRC
DACLRC
12
DOUT
DOUT
12
AOSDATA1
AOSDATA1
12
AOSDATA3
AOSDATA3
12
MUTE
MUTE
12
2
VGASOG
VGASOG
8
HS YNC_VGA
HSYNC_VGA 6
VGAVSYNC#
VGAVSYNC# 6
PWM0
PWM0
11
8205UP3_1
8205UP3_1
1
8205UP1_2
8205UP1_2
9,11
8205UP1_3
8205UP1_3
13
S W
SW
13
OGO7
OGO7
12
PWM1
PWM1
12
OGO4
OGO4
9,13
DVISCL
DVISCL
9
DVISDA
DVISDA
9
GPIO_DVD0
GPIO_DVD0
7
GPIO_DVD1
GPIO_DVD1
1
GPIO_DVD2
GPIO_DVD2
7
DVD GPIO PORTS
PDP power cotrol GPIO.
ORO1
ORO1
10,14
ORO3
ORO3
10,14
ORO5
ORO5
10
8205UP1_4
8205UP1_4
10
PDP signal cotrol GPIO.
GPIO
GPIO
7,10
ORO6
ORO6
10
REQUEST#
REQUEST#
13
READ Y#
1
READY#
13
F_A21
F_A21
9
AD IN4
ADIN4
14
URST#
URST#
1
DV18A
DV18A
1,2
R e v
V1.2
Sheet
3
o f
15
E

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents