LG CED-8083B Service Manual page 56

Hide thumbs Also See for CED-8083B:
Table of Contents

Advertisement

Pin No.
Pin Name
67
DMACK#
IORDY/
68
DDMARDY#/
DSTROBE
HRD#/
69
HDMARDY#/
HSTROBE
70
HWR#/
STOP
131
ARST
SYSTEM CONTROLLER Interface
Pin No.
Pin Name
95
PRST#
106
UCS0#
107
UCS1#
104
URD#
105
UWR#
110
URDY
113
SDINT#
112
UINT1#
111
UINT0#
103
UAD7
102
UAD6
101
UAD5
100
UAD4
99
UAD3
98
UAD2
97
UAD1
96
UAD0
Type
I/O
ATA DMA Acknowledge/DMA Request : ATAPI DMA acknowledge
DMA request when connected to SCSI controller
O
ATA Host I/O Ready : I/O channel ready
TS
UDMA : DDMARDY#, device DMA ready; DSTROBE, device data strobe
I/O
ATA Host Read Strobe/SCSI DMA Read Strobe
PUA
UDMA : HDMARDY#, host DMA ready; HSTROBE, host data strobe
I/O
ATA Host Write Strobe/SCSI DMA Write Strobe
PUA
UDMA : Host stop
O
ATAPI Reset
TS
Type
I
System Reset : Internal state machines are reset and all registers are set to
S
default. The assertion and negation signal of PRST# can be ASYNC to XIN but
needs to be longer then 1 XIN, because the signal goes through a de-glitch circuit.
I
Chip Select 0 : Enables access to internal registers
S
I
Chip Select 1 : Enables access to buffer memory
S
Read Enable/Data Strobe : Read enable/data strobe input for read
I
If CPUTYPE = VCC (Intel) – This pin is read enabled.
S
If CPUTYPE = GND (Motorola) – This pin is data strobe.
Write Enable/Data read Status : Write enable/data read write status input for read
I
If CPUTYPE = VCC (Intel) – This pin is write enabled.
S
If CPUTYPE = GND (Motorola) – This pin is read/write status.
I/O
Ready : Data ready
PU
Select use/no use by setting internal registers
When accessing internal registers or buffer memory, this signal is asserted after
fixing driven data.
If no access, this pin is Hi-Z.
Hi-Z status at reset.
SDINT# : CD-DSP and CD-Servo system input.
O
System Interrupt Request 1 & 0 : CD-Decoder/-Encoder interrupt Signals
PU
selected by bits INTSEL4-0 in the INTMODE Register (005h,4-0)
I/O
Address and Data : Address and data are multiplexed in the same pin.
If I/O only data, fix UALE to GND.
These Signals ARE Hi-Z when chip is reset.
Description
Description
39

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents