Philips JL2.1E Service Manual page 228

Table of Contents

Advertisement

EN 228
9.
JL2.1E AA
9.17.6 Diagram B7x, PNX8550EH (IC 7V00)
Block Diagram
PNX8550
TS Output
3x656
TS Inputs
2x Smartcard
2x I2S
SPDIF
MemoryStick/
MultiMedia Card
Pin Configuration
Circuit Descriptions, Abbreviation List, and IC Data Sheets
32-Bit 225 MHz DDR
Memory
DVD-CSS
Controller
TS Out
10
1SD+1HD
YUV422
20
Video In
Dual
Cond.
Access
Audio In
2D DE
Dual SD
Single HD
MPEG2
Decoder
UARTs USB1.1 GPIO
PCI2.2
AK
AJ
AH
AG
AF
AE
AD
AC
AB
AA
Y
W
V
U
T
R
P
N
M
L
K
J
H
G
F
E
D
C
B
A
1
3
5
7
9 11 13
shape
2
4
6
8 10 12 14 16 18 20 22 24 26 28 30
optional (4x)
Figure 9-42 Internal block diagram and pin configuration
Optional External
Video Improvement
Processing
Tunnel
2-Layer
Secondary
Video Out
Scaler and
De-interlacer
Temporal
Noise Redux
250 MHz
MIPS32
CPU
2x 240 MHz
TM3260
Media Processor
Flash
IDE
15 17 19
21
23 25 27 29
Streaming Interface
from Tunnel
30 (dig)
5-Layer
Primary
Video Out
HD/VGA/656
Analog
DENC
S-Video or
CVBS
2x I2S
Audio Out
SPDIF
E_14700_088.eps
250505

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents