Philips LC7.1E Service Manual page 78

Hide thumbs Also See for LC7.1E:
Table of Contents

Advertisement

EN 78
9.
LC7.1E LA
"Block diagram video processing - AP version" shows the input
and output signals to and from the Trident Video Processor in
AP applications.
During analogue reception, a CVBS signal coming from the
analogue front-end is fed to the video processor via pin
CVBS1. No digital reception (DVB-T) reception is foreseen in
AP region. However, an internal DMMI connector is
implemented for future digital reception applications in
combination with IBO. CVI_DTV_SEL is a control signal from
the microprocessor. When this signal is LOW, then the MUX
passes the CVI1 YPbPr input signal to the Trident Video
Processor. When this signal is HIGH, then the YPbPr input
signal coming from the DMMI connector is passed to the video
processor. Currently, this signal is always LOW since no IBO is
used.
The video processor also interfaces the AV1 and Side AV
input, CVI2 (HD), VGA(PC), HDMI1 & 2. A cinch output
connector for Monitor output is foreseen.
9.6
Memory addressing
Figure "Memory block diagram" shows the interconnection
between the microprocessor, the FLASH memory, the Trident
Video Processor and the SDRAM.
7311
CPU_RST/WR/RD/CE
Reneas
micro-
processor
CS/WR/RD
7202
A[0:7]
D[0:7]
Trident CX
Figure 9-8 Memory block diagram
Control signals CPU_RST, WR, RD and CE, address lines
A[0:19] and data lines D[0:7] are used for transferring data
between the microprocessor (item 7311) and the flash memory
(item 7310). Control signals CS, WR and RD, address lines
A[0:7] and data lines D[0:7] are used for transferring data
between the Trident Video Processor (item 7202) and the
microprocessor (item 7311). Control signals CX_BA0,
CX_BA1, CX_MCLK, CX_CLKE, CX_CS0, CX_RAS, CX_CAS
and CX_WE, address lines CX_MA[0:11] and data lines
DQ[0:15] are used for transferring data between the Trident
Video Processor and the SDRAM ICs (items 7204 and 7205).
9.7
Audio Processing
The audio decoding is done entirely via the Multistandard
Sound Processor (MSP) 4450P (item 7411).
This processor covers the processing of both analogue and
(NICAM) digital input signals by processing the (analogue) IF
signal-in to processed (analogue) AF-out (baseband audio). An
Circuit Descriptions, Abbreviation List, and IC Data Sheets
7310
A[0:19]
1MB
Flash Memory
D[0:7]
CX_BA0/BA1/MCLK/
7204
CLKE/CS0/RAS/CAS/WE
8MB
CX_MA[0:11]
SDRAM
DQ[0:15]
CX_BA0/BA1/MCLK/
7205
CLKE/CS0/RAS/CAS/WE
CX_MA[0:11]
8MB
SDRAM
DQ[16:31]
G_16860_062
220207
internal 40 ms (stereo) audio delay line (LIP SYNC) is foreseen
and therefore no external delay line is necessary.
All internal clock signals are derived from an external
18.432 MHz oscillator, which, in NICAM or I
turn is locked to the corresponding source.
The following functionality is included:
Automatic Standard Detection (ASD) automatically detects
the actual broadcasted TV standard
Automatic Sound Select (ASS) automatically switches
2
(without any I
C-bus action) between mono/stereo/
bilingual mode when the broadcast mode changes.
9.7.1
Region-dependent applications
ANALOGUE
2 nd SIF
FRONT END
ANA_IN1+
I 2 S1
I 2 S_DA_IN1
DVB / MOJO
I2 S_WS
(if present)
I 2 S_CL
SCART 1 IN
SC1-IN
SCART 2 IN
SC2-IN
COMP IN
SC3-IN
SIDE IN
SC4-IN
HDMI IN
AUDIO
HDMI
SC5-IN
IC
DAC
Figure 9-9 Block diagram audio processing - EU application
In EU applications, the MSP features:
Sound IF input for signals coming from the analogue front-
end
2
Three I
S-inputs for signals ("DATA", "CLK" and "WS")
coming from the MOJO in case of digital reception
Five analogue inputs: for EXT1 to EXT4 and HDMI
Loudspeaker output path
Headphone output path
SCART-1 output path (RF)
SCART-2 output path (WYSIWYG = monitor).
Digital audio signals coming from HDMI sources are fed to a
digital-to-analogue converter and then fed to the MSP.
In case of reception of digital TV signals, digital audio signals
coming from the MOJO are directly fed to the MSP via the
I2S_DA_IN1, I2S_WS1 and I2S_CL1 lines. This ensures a
"true digital path".
ANALOGUE
2 nd SIF
FRONT END
ANA_IN1+
I 2 S3
I 2 S_DA_IN3
I 2 S_WS3
HDMI AUDIO
I 2 S_CL3
PC AUDIO IN
SC1-IN
AV 2 IN
SC2-IN
CVI 1 IN
SC3-IN
AV 1 IN
SC4-IN
CHINA DTV IN
AUDIO
SC5-IN
CVI2 IN
MUX
** FOR AP ANALOGUE &
LATAM SET
Figure 9-10 Block diagram audio processing - AP application
In AP applications, the MSP features:
Sound IF input for signals coming from the analogue front-
end
2
S-mode, on its
MSP 4450P
DACM
LOUDSPEAKER
CLASS D
AMPLIFIER
DACA
HP AMPLIFIER
SC1-OUT
SCART 1 OUT
SCART 2 OUT
SC2-OUT
G_16860_055.eps
MSP 4450P
DACM
LOUDSPEAKER
CLASS D
AMPLIFIER
HEADPHONE
DACA
HP AMPLIFIER
SC1-OUT
MONITOR OUT
SC2-OUT
G_16860_056.eps
090307
090307

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

32pfl3404Lc7.1e la

Table of Contents