Sony HCD-FL7D Service Manual page 116

Hide thumbs Also See for HCD-FL7D:
Table of Contents

Advertisement

HCD-FL7D
QQ
3 7 63 1515 0
Pin No.
Pin Name
41
M-RESET
42
XLT
43
XRST
VIDEO-MUTE,
44, 45
VIDEO-MUTE2
46
NO-USE
VOLUME A,
47, 48
VOLUME B
49
A PLAY
50
B PLAY
51
NO-USE
52
RDS-DATA
53
ST MUTE
54
STEREO
55
TUNED
56
ST CE
57
ST DOUT
58
ST DIN
59
ST CLK
60
LINE MUTE
TE
L 13942296513
61
DIR-CS
62
VCC
63
SOFT-TEST
64
VSS
65
DIR-RX
66
DAC-LAT
67
DSP-ACK
68
DSP-CS
69
DSP-DECODE
70
BTL 2.1CH D
71
BTL 2.1CH C
72
BTL 2.1CH B
73
DISPLAY KEY
74
POWER KEY
75
DIR-UNLOCK
76
BTL 2.1CH A
77
PROTECT
78
FAN-CTRL
79
CD-POWER
80
STK-MUTE
81
www
BIAS
82
TC-RELAY
83
STBY-RELAY
.
84
REC-MUTE
85
TC-MUTE
116
http://www.xiaoyu163.com
I/O
I
Reset signal output to the fluorescent indicator tube driver and front panel controller
O
Serial data latch pulse output terminal Not used
O
Reset signal output to the DVD system processor "L": reset
O
Video muting on/off control signal output terminal "L": muting on
Not used
I
Rotary encoder pulse input terminal
I
Deck-A play detection signal input terminal "H": deck-A play
I
Deck-B play detection signal input terminal "H": deck-B play
Not used
Serial data input from the tuner unit
I
Used for AEP, UK models (Except AEP, UK models: Not used)
O
Tuner muting on/off control signal output to the FM/AM tuner unit
I
FM stereo detection signal input from the tuner unit "L": stereo
I
Tuning detection signal input from the tuner unit "L": tuned
O
PLL serial chip enable signal output to the tuner unit
O
PLL serial data output to the tuner unit
I
PLL serial data input from the tuner unit
O
PLL serial data transfer clock signal output to the tuner unit
O
Line muting on/off control signal output "H": muting on
O
Chip enable signal output to the digital audio interface receiver
Power supply terminal (+3.3V)
O
Output terminal for the software test
Ground terminal
I
Read data input from the digital audio interface receiver
O
Serial data latch pulse signal output to the D/A converter
I
Acknowledge signal input from the audio digital signal processor
O
Chip select signal output to the audio digital signal processor
I
Decode signal input from the audio digital signal processor
O
BTL 2.1ch switching signal output terminal
O
BTL 2.1ch switching signal output terminal
O
BTL 2.1ch switching signal output terminal
I
Key input terminal (A/D input)
I
Key input terminal (A/D input)
I
PLL lock error and data error flag input from the digital audio interface receiver
O
BTL 2.1ch switching signal output terminal
O
Speaker output over load detection signal input "L": over load
O
Fan motor drive signal output
O
Power on/off control signal output for the CD/DVD section "H": power on
O
Power amplifier on/off control signal output "L": standby mode, "H": power amplifier on
O
Recording bias on/off control signal output "H": bias on
O
Recording/playback selection signal output "L": playback, "H": recording
x
ao
y
O
Main power on/off control signal output "H": power on
i
O
Recording muting on/off selection signal output terminal "L": muting on
O
Playback muting on/off control signal output "H": muting on
http://www.xiaoyu163.com
8
Description
Q Q
3
6 7
1 3
u163
.
2 9
9 4
2 8
1 5
0 5
8
2 9
9 4
m
co
9 9
2 8
9 9

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents