Sony BDP-CX7000ES Service Manual page 115

QQ
3 7 63 1515 0
Pin No. Pin Name
G13
G14
H1
H2 STEST10
H3 LED_TEST3
H4
H11
H12
H13, H14 VOD7, VOD8
J1
J2
J3 LED_TEST4
J4
J11
J12
J13, J14 VOD5, VOD6
K1, K2 VIDC9, VIDC8
K3 LED_TEST5
K4
K11
K12
K13, K14 VOD3, VOD4
L1, L2 VIDC7, VIDC6
L3 LED_TEST6
L4
L5
L6, L7
TE
L 13942296513
L8
L9
L10
L11
L12
L13, L14 VOD1, VOD2
M1, M2 VIDC5, VIDC4
M3
M4 LED_TEST7
M5, M6 TMC1, TMC2
M7
M8
M9, M10
M11
M12
M13
M14
N1
N2
N3
VIDY9, VIDY7, VIDY5,
N4 to N8
VIDY3, VIDY1
N9
N10
N11
N12
www
N13
N14
P1
P2, P3 . VIDC2, VIDC0
VIDY8, VIDY6, VIDY4,
P4 to P8
VIDY2, VIDY0
P9
http://www.xiaoyu163.com
I/O
GND - Ground terminal
VOCK O Video clock signal output to the HDMI transmitter
GND - Ground terminal
I Not used
O Not used
VDD15 - Power supply terminal (+1.5V)
VDD15 - Power supply terminal (+1.5V)
GND - Ground terminal
O Digital video signal output to the HDMI transmitter
TEN I Enable signal input terminal (for JTAG)
STEST5 I Not used
O Not used
STEST4 I Not used
VDD15 - Power supply terminal (+1.5V)
GND - Ground terminal
O Digital video signal output to the HDMI transmitter
I Digital video (Cb/Cr) signal input from the FPGA
O Not used
STEST3 I Not used
GND - Ground terminal
VDD15 - Power supply terminal (+1.5V)
O Digital video signal output to the HDMI transmitter
I Digital video (Cb/Cr) signal input from the FPGA
O Not used
VDD15 - Power supply terminal (+1.5V)
GND - Ground terminal
VDD15 - Power supply terminal (+1.5V)
GND - Ground terminal
VDD15 - Power supply terminal (+1.5V)
STEST2 I Not used
GND - Ground terminal
VDD15 - Power supply terminal (+1.5V)
O Digital video signal output to the HDMI transmitter
I Digital video (Cb/Cr) signal input from the FPGA
GND - Ground terminal
O Not used
I Mode control signal input terminal (for JTAG)
VDD33 - Power supply terminal (+3.3V)
GND - Ground terminal
N.C - Not used
GND - Ground terminal
VDD33 - Power supply terminal (+3.3V)
VOVS O Vertical sync signal output to the HDMI transmitter
VOD0 O Digital video signal output to the HDMI transmitter
VIDC3 I Digital video (Cb/Cr) signal input from the FPGA
GND - Ground terminal
VIDC1 I Digital video (Cb/Cr) signal input from the FPGA
I Digital video (Y) signal input from the FPGA
VIVS I Vertical sync signal input from the FPGA
VICK I Video clock signal input from the FPGA
STEST1 I Not used
TRST I Reset signal input terminal (for JTAG) Not used
GND - Ground terminal
VOHS O Horizontal sync signal output to the HDMI transmitter
x ao
y
VDD33 - Power supply terminal (+3.3V)
i I Digital video (Cb/Cr) signal input from the FPGA
I Digital video (Y) signal input from the FPGA
VIHS I Horizontal sync signal input from the FPGA
http://www.xiaoyu163.com
8
Q Q
3 6 7 1 3
u163
.
BDP-CX7000ES
2 9 9 4 2 8
Description
Not used
1 5 0 5 8 2 9 9 4
Not used
m
co
9 9
2 8 9 9
115