Figure 4-17. Trig2 Input Signal Timing; Figure 4-18. Trig2 Output Signal Timing - National Instruments VXI-MIO Series User Manual

Multifunction i/o modules for vxibus
Table of Contents

Advertisement

National Instruments Corporation
scans before TRIG2 can be recognized. After the scan counter
decrements to zero, it is loaded with the number of posttrigger scans to
acquire while the acquisition continues. The module ignores the TRIG2
signal if it is asserted prior to the scan counter decrementing to zero.
After the selected edge of TRIG2 is received, the module will acquire a
fixed number of scans and the acquisition will stop. This mode acquires
data both before and after receiving TRIG2.
As an output, the TRIG2 signal reflects the posttrigger in a pretriggered
acquisition sequence. This is true even if the acquisition is being
externally triggered by another PFI. The TRIG2 signal is not used in
posttriggered data acquisition. The output is an active high pulse with a
pulse width of 50 to 100 ns. This signal is set to input (High-Z) at
startup.
Figures 4-17 and 4-18 show the input and output timing requirements
for the TRIG2 signal.
Rising-edge
polarity
Falling-edge
polarity

Figure 4-17. TRIG2 Input Signal Timing

Figure 4-18. TRIG2 Output Signal Timing

t
w
t
= 10 ns minimum
w
t
w
t
= 50-100 ns
w
4-29
Chapter 4
Signal Connections
VXI-MIO Series User Manual

Advertisement

Table of Contents
loading

Table of Contents