Sanyo DCS-AVD8501 Service Manual page 48

Table of Contents

Advertisement

IC BLOCK DIAGRAM & DESCRIPTION
-FRONT SECTION-
IC601 uPD16311GC-AB6 (1/8 to 1/16-Duty FIP(VFD) Controller/Driver
Command decoder
6
D
IN
D
5
OUT
Display memory
Serial
20 bitx16 word
I/F
CLK
8
STB
9
Timing generator
52
OSC
OSC
key scan
Key data
memory (4x12)
Key
1
to
10~13
Key
4
5-bit latch
SW
1
1~4
to
SW
4
50
LED
1
Pin No.
Symbol
6
5
D
9
STB
8
CLK
52
OSC
15 to 26
Seg
1
Seg
12
44 to 37
Grid
1
27 to 32
Seg
/Grid
13
35 to 36
Seg
20
50 to 46
LED
1
10 to 13
Key
1
1 to 4
SW
1
14,33,45
V
51
V
34
V
7
Dimming
circuit
46
14,33,45
51
LED
V
V
5
DD
SS
(+5V)
(0V)
Pin Name
D
Data input
IN
Data output
OUT
Strobe
Clock input
Oscillator pin
High-voltage output
/KS
to
1
(segment)
/KS
12
to Grid
High-voltage output (grid)
8
to
High-voltage output
16
/Grid
(segment/grid)
9
to LED
LED output
5
to Key
4
Key data intput
to SW
Switch intput
4
Logic power
DD
Logic ground
SS
Pull-down level
EE
IC
Internally connected
15
Seg
1
SW
SW
SW
SW
26
Seg
12
D
OUT
D
Seg
/Grid
27~32
13
16
CLK
STB
Seg
/Grid
35,36
20
9
KEY
KEY
KEY
44
Grid
1
KEY
37
Grid
8
34
V
EE
(-30V)
Inputs serial data at rising edge of shift clock, starting from lower
bit.
Outputs serial data at falling edge of shift clock, starting from lower
bit. This is N-ch open-drain output pin.
Initializes serial interface at rising or falling edge to make
µPD16311 waiting for reception of command. Data input after
STB has fallen is processed as command. While command data
is processed, current processing is stopped, and serial interface
is initialized.While STB is high, CLK is ignored.
Reads serial data at rising edge, and outputs data at falling edge.
Connect resistor for determining oscillation frequency to this pin.
Segment output pins (Dual function as key source).
Grid output pins.
These pins are selectable for segment or grid output.
CMOS output. +20 mA max.
Data input to these pins is latched at end of display cycle.
These pins constitute 4-bit general-purpose input port.
5V–10%
Connect this pin to GND of system.
V
- 35V max.
DD
Be sure to leave this pin open (this pin is at V
- 63 -
52
51
50 49 48 47 46 45 44 43 42
1
1
2
2
3
3
4
4
5
6
IN
IC
7
8
9
10
1
11
2
12
3
13
4
14 15 16 17 18 19 20 21 22 23 24
Description
DD
41
40
39
Grid
6
Grid
38
7
Grid
37
8
Seg
/Grid
36
20
9
35
Seg
/Grid
19
10
V
34
EE
33
V
DD
32
Seg
/Grid
18
11
31
Seg
/Grid
17
12
30
Seg
/Grid
16
13
29
Seg
/Geig
15
14
28
Seg
/Grid
14
15
27
Seg
/Grid
13
16
25
26
level).

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Avd-8501

Table of Contents