Sony HCD-FLX7D Service Manual page 112

HCD-FLX5D/FLX7D
QQ
3 7 63 1515 0
MC BOARD IC101 M3062CMEN-A05FPU0 (SYSTEM CONTROLLER)
Pin No. Pin Name
1 AMP-DATA
2 AMP-CLK
3 AMP-LAT
4 SIRCS
5 DIG-TX
6 DSP-RX
7 DIG-CLK
8 GND
9 GND
10 XC-IN
11 XC-OUT
12 RESET
13 XOUT
14 VSS
15 XIN
16 VCC
17 NMI
18 RDS-INT
19 SCOR
TE
L 13942296513
20 DIR-INT
21 CAPM-H/L
22 CAPM-CNT1
23 A TRG
24 BU-PWM3
25 B TRG
26 BU-PWM2
27 A-HALF
28 BU-PWM1
29 IIC-CLK
30 IIC-DATA
31
CAN'T USE
32 SQ-DATA-IN
33
SQ-CLK
34
SENS
35
CD-DATA
36
CAN'T USE
37 CD-CLK
38 POWER LED
www
39 CLOCK-OUT
40 LDON(3STATE)
41 M-RESET .
112
http://www.xiaoyu163.com
I/O
O
Serial data output to the M61520FP
O
Serial data transfer clock signal output to the M61520FP
O Serial data latch pulse signal output to the M61520FP
I
Remote control signal input from the remote control receiver
O
Serial data output to the audio digital signal processor and digital audio interface receiver
I Serial data input from the digital audio interface receiver
Serial data transfer clock signal output to the audio digital signal processor and
O
digital audio interface receiver
— Ground terminal
—
Not used
I
Sub system clock input terminal (32.768 kHz)
O
Sub system clock output terminal (32.768 kHz)
System reset signal input from the reset signal generator "L": reset
I
For several hundreds msec. after the power supply rises, "L" is input, then it changes to "H"
O Main system clock output terminal (16 MHz)
—
Ground terminal
I
Main system clock input terminal (16 MHz)
—
Power supply terminal (+3.3V)
I
Non-maskable interrupt input terminal Fixed at "H" in this set
I Serial data transfer clock signal input terminal Not used
I Subcode sync (S0+S1) detection signal input terminal Not used
O
Interrupt request signal output to the digital audio interface receiver
High/normal speed selection signal output of the capstan motor
O
"L": high speed, "H": normal speed
O
Capstan motor drive signal output
O Deck-A side trigger plunger drive signal output "H": plunger on
O
RFDC PWM signal output terminal Not used
O
Deck-B side trigger plunger drive signal output "H": plunger on
O
PWM signal output terminal Not used
I Deck-A cassette detection signal input terminal "L": no cassette, "H": cassette in
O
Focus servo drive PWM signal output terminal Not used
IIC data reading clock signal input or transfer clock signal output with the fuluorescent indicator
I/O
driver and DVD system processor
I/O
IIC two-way data bus with the fuluorescent indicator driver
I Not used
I Subcode Q data input terminal Not used
O Subcode Q data reading clock signal output terminal Not used
I Internal status detection monitor input terminal Not used
O
Serial data output terminal Not used
I Not used
O Serial data transfer clock signal output terminal Not used
O
LED drive signal output terminal
O
Clock (32.768 kHz) signal output terminal (for test mode) Not used
x ao
y
O
Laser diode on/off control signal output terminal Not used
I Reset signal output to the fluorescent indicator tube driver and front panel controller i
http://www.xiaoyu163.com
8
Description
Q Q
3 6 7 1 3
u163
.
2 9 9 4 2 8
1 5 0 5 8 2 9 9 4
m
co
9 9
2 8 9 9