Yamaha RX-V2065 Service Manual page 137

Hide thumbs Also See for RX-V2065:
Table of Contents

Advertisement

A
B
C
GUI 1/2
1
CB500
5.0
5.0
Page 125
F1
3.3
3.3
to DIGITAL (1)_CB45
1.3
H
0
0
1.6
1.6
1.6
2
IC521
3.3
CB501
3.3
3.3
IC521
1.6
3.3
3.3
0
3.3
Page 124
L4
0.2
to DIGITAL (1)_CB28
3.3
3.3
3.3
I
3.3
3.3
1.6
1.7
3.3
1.7
0
3.3
IC522
0.3
0
IC522
1.7
0.7
0
3
4
POINT G XL502 (Pin 10 of IC505)
5
POINT H XL500 (Pin 8 of IC521)
6
POINT I XL501 (Pin 8 of IC522)
7
CB502
8
0
0
3.3
IC523
IC521-522: TC7WHU04FU
Triple inverter
9
V
1Y
3A
2Y
CC
8
7
6
5
1
2
3
4
1A
3Y
2A
GND
IC523: 74LVC08APW
Quad 2 input AND gate
10
1A
1
14 Vcc
1B
2
13 4B
1Y
3
12 4A
2A
4
11 4Y
2B
5
10 3B
2Y
6
9 3A
GND
7
8 3Y
D
E
F
Page 126
to DIGITAL (1)_CB64
3.3
3.3
3.3
3.3
IC521
1.7
1.7
1.7
3.3
0
1.7
1.7
0
3.3
IC521
0
1.7
3.3
0
1.7
1.7
0.3
0
0
DAC
0
3.3
0
2.5
IC522
1.7
1.7
0.3
0
2.5
2.6
0
0
0
1.7
0
IC522
1.7
0
1.7
0
5.1
0
1.7
3.3
1.7
3.3
3.3
0
1.7
G
0
3.3
3.3
3.3
1.3
BF
3.3
3.3
SUB-MICROPROCESSOR
3.3
0
3.3
0
0
0
0
1.3
IC505
0
1.7
0
3.3
1.7
0
0
0
0
3.2
No replacement part available.
3.1
0
1.3
3.3
0.2
0.2
0
0
0
0
0
IC524: TC7WH14FK
IC513: K8P6415UQB-PI4B000
Triple schmitt inverter
64 Mb page mode NOR flash
1A
1
8
V CC
Bank 0
X
Bank 0
3Y
2
7
1Y
Address
Dec
Cell Array
Latch and
Y Dec
2A
3
6
3A
Vcc
Control
Vss
GND
4
5
2Y
A15
A14
Latch and
CE
A13
Y Dec
Control
A12
A11
OE
Bank 1
X
Bank 1
I/O
Dec
A10
Interface
Address
Cell Array
A9
WE
and
A8
A19
Bank
RESET
Control
A20
WE
RY/BY
Bank 3
X
Bank 3
RESET
Dec
Cell Array
A21
Address
WP/ACC
WP/ACC
IC525, 526: 74LVC32APW
Latch and
Y Dec
RY/BY
Control
A18
Quad 2 input OR gate
A0-A21
A17
Erase
A7
DQ0-DQ15
A6
Control
High
A5
Block
Voltage
A4
Inform
Gen.
1A
1
14 Vcc
Program
A3
A2
Control
1B
2
13 4B
A1
1Y
3
12 4A
2A
4
11 4Y
2B
5
10 3B
2Y
6
9
3A
GND
7
8
3Y
G
H
G2
3.3
0
0.7
0
3.3
0.3
1.7
IC506
3.3
0
3.3
0
3.3
3.3
3.2
3.1
3.3
0
0
0
0
IC524
IC524
3.3
0
0
3.3
0
0
0
IC525
3.3
3.3
3.3
3.3
3.3
0
0
0
1.7
IC523
1.3
3.3
3.3
IC523
0
3.3
0
IC525
0
2.8
3.3
0
3.3
3.3
2.6
3.3
IC524
IC523
3.3
3.3
0.6
2.8
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
1.3
3.3
0
IC525
3.3
3.3
3.3
IC525
3.3
3.3
3.3
3.3
3.3
3.3
3.3
0
3.3
0
0.7
3.0
3.0
3.0
3.3
0
3.3
0
1.3
0
0
3.3
0
1.6
1.5
1.8
0
0
1.7
3.3
0
2.8
1.6
0
0.2
1.6
3.3
0
1.5
3.3
0
3.0
0
0
3.3
3.3
0
3.3
0
3.3
1.7
3.3
3.3
1.5
3.3
2.8
1.5
0
1.6
2.8
2.6
0.7
1.7
3.0
1.8
1.5
3.0
3.0
1.6
0
3.3
IC509-512: 74LVC245APW,118
IC508: 74LVC1G08GW
1
48
A16
Octal bus transceiver with direction pin
2
Single 2 input AND gate
47
N.C
3
46
Vss
with 5 V tolerant input/outputs (3-state)
4
45
DQ15
5
44
DQ7
6
43
DQ14
7
42
DQ6
B
1
8
41
DQ13
DIR
1
20 Vcc
9
40
DQ5
A0
2
19
OE
A 2
10
39
DQ12
11
38
DQ4
A1
3
18
B0
12
37
Vcc
13
36
GND
3
DQ11
A2
4
17
B1
14
35
DQ3
15
34
DQ10
A3
5
16
B2
16
33
DQ2
A4
6
15
B3
17
32
DQ9
18
31
DQ1
A5
7
14
B4
19
30
DQ8
20
29
DQ0
B5
A6
8
13
21
28
OE
22
27
Vss
A7
9
12 B6
23
26
CE
GND
10
11 B7
24
25
A0
I
J
K
3.3
IC509
3.3
0.7
3.3
3.0
0
3.0
0
3.3
3.0
0
3.3
1.6
0
1.5
0
1.8
0
1.7
0
0
0
3.3
3.3
3.3
3.3
IC510
3.3
1.7
3.3
1.6
0
1.6
0
1.5
0
1.5
0
0
0
0
0
0
0
0
0
3.3
IC508
0
0
IC524
0
3.3
0
IC511
3.3
3.3
0
0
3.3
0
0
0
0
0
0.3
0
0
0
0
0
0
1.2
0
0
0
IC526
IC526
0
0
0
IC526
0
0
0
IC512
3.3
3.3
0
3.3
0
0
0
0
0
0
3.0
0
IC526
3.3
0.2
0
0.6
3.3
0
0
0
0
0
0
IC526
3.3
3.3
3.3
3.3
0
0
2.2
3.3
0
0
0
0
3.3
3.3
0
0
0
1.5
0
0
1.5
2.2
3.3
0
1.6
0
1.6
0
0.3
0
1.7
0.2
0
3.3
0
0
3.0
3.3
0
3.3
3.3
3.3
3.3
0
0
0
3.3
1.7
3.3
0.3
3.3
3.3
3.3
0
1.5
3.3
2.8
0
2.8
1.5
0
0
1.6
0
1.7
0
2.6
1.7
1.8
0
0.7
1.7
1.5
0
3.0
1.8
1.6
3.3
1.5
3.0
3.0
0
3.0
1.6
3.0
3.3
0
3.0
0.7
3.3
IC507, 514: K4S560832J-UC75000
256 M synchronous DRAM
LWE
5
Vcc
Data Input Register
LDQM
Bank Select
V
DD
1
54
V
SS
DQ0
2
DQ15
53
Y
16M x 4 / 8M x 8 / 4M x 16
V
3
52
V
4
DDQ
SSQ
DQ1
4
51
DQ14
16M x 4 / 8M x 8 / 4M x 16
DQ2
5
50
DQ13
DQi
V
SSQ
6
49
V
DDQ
16M x 4 / 8M x 8 / 4M x 16
DQ3
7
48
DQ12
CLK
DQ4
8
47
DQ11
16M x 4 / 8M x 8 / 4M x 16
V
DDQ
9
46
V
SSQ
DQ5
10
45
DQ10
ADD
DQ6
11
DQ9
44
V
12
43
V
Column Decoder
SSQ
DDQ
DQ7
13
42
DQ8
V
DD
14
41
V
SS
LDQM
15
40
N.C/RFU
Latency & Burst Length
WE
16
39
UDQM
CAS
17
38
CLK
LCKE
RAS
18
37
CKE
Programming Register
A12
CS
19
36
BA0
20
A11
LRAS
LCBR
LWE
LCAS
LWCBR
LDQM
35
BA1
21
34
A9
A10/AP
22
33
A8
A0
23
32
A7
Timing Register
A1
24
31
A6
A2
25
30
A5
A3
26
29
A4
CLK
CKE
CS
RAS
CAS
WE
L(U)DQM
V
DD
27
28
V
SS
L
M
N
RX-V2065/HTR-6295
IC501, 502: SN74LV163APWR
4-bit synchronous binary counters
LOAD
9
ENT
10
15
RCO
LD
ENP
7
CK
CLK
2
CK
LD
CLR
1
R
M1
G2
1,2T/1C3
14
QA
G4
A
3
3D
4R
M1
G2
1,2T/1C3
13
QB
G4
B
4
3D
4R
M1
G2
1,2T/1C3
QC
12
G4
C
5
3D
4R
M1
G2
1,2T/1C3
QD
11
G4
D
6
3D
4R
CLR
1
16
VCC
CLK
2
15
ROC
A
3
14
QA
B
4
13
QB
C
5
12
QC
D
6
11
QD
ENP
7
10
ENT
GND
8
9
LOAD
To GUI 2/2
IC503: SN74LV74APWR
Dual positive edge triggered D-type flip flop
1CLR
1
14
Vcc
1D
2
13
2CLR
1CLK
3
12
2D
1PRE
4
11
2CLK
1Q
5
10
2PRE
1Q
6
9
2Q
GND
7
8
2Q
IC504: PCM1781DBQR
Audio digital-to-analog converter
BCK
Audio
LRCK
Serial
Output Amp
V
OUT
L
DATA
Port
DAC
and
Low-Pass Filter
4 x 8
Oversampling
Enhanced
Digital
Multilevel
(FMT)
Filter
V
COM
Delta-Sigma
With
Modulator
Function
MS (DEMP0)
Serial
Control
Control
MC (DEMP1)
Port
Output Amp
DAC
and
MD (MUTE)
Low-Pass Filter
V
R
OUT
(TEST)
System Clock
System
SCK
Clock
Zero Detect
Power Supply
Manager
FMT
1
16
ZEROA
(1) Open-drain output for the PCM1782
DEMP0
2
15
V
L
OUT
NOTE: Signal names in parentheses ( ) are for the PCM1781.
DEMP1
3
14
V
OUT
R
MUTE
4
13
V
COM
SCK
5
12
AGND
DATA
6
11
V
CC
BCK
7
10
NC
LRCK
8
9
TEST
IC505: AD91089ZSKBC
Microprocessor
JTAG test
Event controller/
Watch dock timer
and emulation
Core timer
Voltage
Real time clock
regulator
UART port IrDA®
Memory
L1 instruction
L1 data
memory
management
memory
unit
Timer0, Timer1, Timer2
Core/System bus interface
PPI/GPIO
DMA controller
Serial port (2)
SPI port
Boot ROM
External port FLASH,
SDRAM control
IC506:
AK8814VQ
NTSC/PAL digital video encoder
CLK
VSYNC
SELA
SCL
SDA
CLKNV
HSYNC
/PD
/RESET
VREFOUT
VREFIN
14
15
16
46
45
17
18
27
28
u-P I/F (I
2
C)
VREF
Timing Generator
29
IREF
and
Macrovision
Generator
CGMS-A
Registor
WSS
Sync-Form
Generator
Lurra Filter
Y
10-bit
(x2 Interpolator)
Delay
20
Y
DAC
10-bit
Data[7:0]
Composite
DAC
Chroma
4:2:2 to 4:4:4
Sub-Carrier
LPF Filter
C
10-bit
22 C
(x2 Interpolator)
Generator
DAC
(x2 Interpolator)
Delay
6,31,42,44
7,30,40,47
21,26
19,23,25
DVDD DVSS
AVDD AVSS
★ All voltages are measured with a 10MΩ/V DC electronic voltmeter.
★ Components having special characteristics are marked
and must be replaced
with parts having specifications equal to those originally installed.
★ Schematic diagram is subject to change without notice.
137

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Htr-6295

Table of Contents