Sharp 64LHP5000 Service Manual page 98

Rear projection hdtv
Table of Contents

Advertisement

64LHP5000
PROJECTOR UNIT
Ë TLC2932IPW (SIGNAL ASSY: IC7703, IC7704)
PLL IC
» Pin Assignment
LOGIC V
1
DD
SELECT
2
VCO OUT
3
4
F
-A
IN
F
-B
5
IN
PFD OUT
6
LOGIC GND
7
» Pin Function
Pin No.
Pin Name
1
LOGIC V
DD
2
SELECT
3
VCO OUT
4
F
-A
IN
5
F
-B
IN
6
PFD OUT
7
LOGIC GND
8
NC
9
PFD INHIBIT
10
VCO INHIBIT
11
VCO GND
12
V
COIN
13
R
BIAS
14
VCO V
DD
VCO V
14
DD
R
13
BIAS
V
12
COIN
VCO GND
11
VCO INHIBIT
10
9
PFD INHIBIT
NC
8
I/O
Pin which supplies power voltage to the internal logic circuit. Should be completely separated
from the VCO power voltage supply pin.
VCO output frequency 1/2 divider select pin. By controlling this pin using external logic, the
O
VCO output frequency can be frequency divided by 1/2.
VCO output pin. Set to level "L" when inhibited.
O
2-input pin for detecting the edge difference between the reference frequency (REF-IN) and
frequency from the external counter. Normally, the 1REF-IN is input to pin FIN-A while the
I
divided frequency and doubled frequency from the external counter is input to pin FIN-B.
2-input pin for detecting the edge difference between the reference frequency (REF-IN) and
frequency from the external counter. Normally, the 1REF-IN is input to pin FIN-A while the
I
divided frequency and doubled frequency from the external counter is input to pin FIN-B.
PFD (phase frequency detector) output pin. Can be fixed at high impedance.
O
Internal logic circuit ground pin.
Internal unconnected pin.
PFD inhibit function control pin.
I
VCO inhibit function control pin.
I
VCO ground pin.
VCO control voltage input pin. Normally, PLL inputs the VCO oscillation control voltage from
I
the LPF configured externally.
Bias resistance connection pin for setting the VCO oscillation frequency. Connects the bias
resistor between this pin and the power line when supplying bias for oscillation operations of
I
the internal VCO and for setting and adjusting the oscillation frequency.
VCO power voltage supply pin. This should be completely separated from the power voltage
pin of internal logic.
98
» Block Diagram
1
5
9
10
PFD
VCO
7
4
6
12
Function
14
3
2
1/2 DIVIDER
13
11

Advertisement

Table of Contents
loading

Table of Contents