ZiLOG Z8 Technical Manual page 108

'"
I
N
A
~
8
INTERNAL BUS
8
8
INPUT REGISTER INPUT BUFFER
A
A
K
8
K
'{
..
Ecf--
READ_r+-
PORT
INTERNAL
TIMING
HANDSHAKE SELECTED
HANDSHAKE
WRITE
LOGIC
PORT
~
~ ~
\
8
,
.J
-y
Y
OUTPUT ENABLE ----.
OUTPUT REGISTER OUTPUT BUFFER
figure 9-2. Ports 0, 1, and 2 Block Diagra.
~
8
./";::...
-y
I
-
8
PORT 1/0
LINES
DAV/RDY
RDY/DAV
......
........
o
-0
o
"1
r1"
til