Vhdl - Xilinx RocketIO User Manual

Hide thumbs Also See for RocketIO:
Table of Contents

Advertisement

Product Not Recommended for New Designs
R

VHDL

98
aligned_data[31:0] <= { rxdata_reg[15:0], rxdata[31:16]
};
aligned_rxisk[3:0]
byte_sync
end
else
begin
aligned_data[31:0] <= rxdata[31:0];
aligned_rxisk <= rxisk;
end
end
end
endmodule
// align_comma_32
-- *
-- ***********************************************************
-- ***********************************************************
-- *
-- *
XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS"
-- *
AS A COURTESY TO YOU, SOLELY FOR USE IN DEVELOPING PROGRAMS AND
-- *
SOLUTIONS FOR XILINX DEVICES.
-- *
OR INFORMATION AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE,
-- *
APPLICATION OR STANDARD, XILINX IS MAKING NO REPRESENTATION
-- * THAT THIS IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT,
-- *
AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE
-- *
FOR YOUR IMPLEMENTATION.
-- *
WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE
-- *
IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR
-- *
REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF
-- *
INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
-- *
FOR A PARTICULAR PURPOSE.
-- *
-- *
(c) Copyright 2002 Xilinx Inc.
-- *
All rights reserved.
-- *
--************************************************************
-- Virtex-II Pro RocketIO comma alignment module
--
-- This module reads RXDATA[31:0] from a RocketIO transceiver
-- and copies it to
-- its output, realigning it if necessary so that commas
-- are aligned to the MSB position
-- [31:24].
The module assumes ALIGN_COMMA_MSB is TRUE,
-- so that the comma
-- is already aligned to [31:24] or [15:8].
--
--
Outputs
--
-- aligned_data[31:0] -- Properly aligned 32-std_logic ALIGNED_DATA
-- sync -- Indicator that aligned_data is properly aligned
-- aligned_rxisk[3:0] -properly aligned 4-std_logic RXCHARISK
-- Inputs - These are all RocketIO inputs or outputs
-- as indicated:
--
www.xilinx.com
Chapter 2: Digital Design Considerations
<= { rxisk_reg[1:0], rxisk[3:2] };
<= 1'b1;
BY PROVIDING THIS DESIGN, CODE,
XILINX EXPRESSLY DISCLAIMS ANY
RocketIO™ Transceiver User Guide
UG024 (v3.0) February 22, 2007

Advertisement

Table of Contents
loading

Table of Contents