Primitive Attributes - Xilinx RocketIO User Manual

Product Not Recommended for New Designs

Primitive Attributes

Primitive Attributes
The primitives also contain attributes set by default to specific values controlling each
specific primitive's protocol parameters. Included are channel-bonding settings (for
primitives supporting channel bonding), clock correction sequences, and CRC.
shows a brief description of each attribute.
of each primitive.
Table 1-6: RocketIO Transceiver Attributes
Attribute
ALIGN_COMMA_MSB
CHAN_BOND_LIMIT
CHAN_BOND_MODE
RocketIO™ Transceiver User Guide
UG024 (v3.0) February 22, 2007
TRUE/FALSE controls the alignment of detected commas within the
transceiver's 2-byte-wide data path.
FALSE: Align commas within a 10-bit alignment range. As a result the
comma is aligned to either RXDATA[15:8} byte or RXDATA [7:0] byte in
the transceivers internal data path.
TRUE: Aligns comma with 20-bit alignment range.
As a result aligns on the RXDATA[15:8] byte.
Notes:
1. If protocols (like Gigabit Ethernet) are oriented in byte pairs with commas always in
even (first) byte formation, this can be set to TRUE. Otherwise, it should be set to
FALSE.
2. For 32-bit data path primitives, see
3. This attribute is only modifiable in the GT_CUSTOM primitive.
Integer 1-31 that defines maximum number of bytes a slave receiver can read
following a channel bonding sequence and still successfully align to that
sequence.
STRING
OFF, MASTER, SLAVE_1_HOP, SLAVE_2_HOPS
OFF: No channel bonding involving this transceiver.
MASTER: This transceiver is master for channel bonding. Its CHBONDO
port directly drives CHBONDI ports on one or more SLAVE_1_HOP
transceivers.
SLAVE_1_HOP: This transceiver is a slave for channel bonding.
SLAVE_1_HOP's CHBONDI is directly driven by a MASTER transceiver
CHBONDO port. SLAVE_1_HOP's CHBONDO port can directly drive
CHBONDI ports on one or more SLAVE_2_HOPS transceivers.
SLAVE_2_HOPS: This transceiver is a slave for channel bonding.
SLAVE_2_HOPS CHBONDI is directly driven by a SLAVE_1_HOP
CHBONDO port.
www.xilinx.com
Table 1-7 and Table 1-8 have the default values
Description
"32-bit Alignment Design," page
R
Table 1-6
95.
29