Agtl+ Bus Voltage Definitions; Fsb Differential Bclk Specifications - Intel E5310 - Xeon 1.6 GHz 8M L2 Cache 1066MHz FSB LGA771 Active Quad-Core Processor Datasheet

Quad-core processor
Hide thumbs Also See for E5310 - Xeon 1.6 GHz 8M L2 Cache 1066MHz FSB LGA771 Active Quad-Core Processor:
Table of Contents

Advertisement

Electrical Specifications
Table 2-18. AGTL+ Bus Voltage Definitions
Symbol
GTLREF_DATA_MID
GTLREF_DATA_END
GTLREF_ADD_MID
GTLREF_ADD_END
R
TT
COMP
Note:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
The tolerances for this specification have been stated generically to enable system designer to calculate the
minimum values across the range of V
3.
GTLREF_DATA_MID, GTLREF_DATA_END, GTLREF_ADD_MID, and GTLREF_ADD_END is generated from V
on the baseboard by a voltage divider of 1% resistors. The minimum and maximum specifications account
for this resistor tolerance. Refer to the appropriate platform design guidelines for implementation details.
The V
TT
4.
R
is the on-die termination resistance measured at V
TT
0.31*V
5.
COMP resistance must be provided on the system board with +/- 1% resistors. See the applicable platform
design guide for implementation details.
Table 2-19. FSB Differential BCLK Specifications
Symbol
V
L
V
H
V
CROSS(abs)
V
CROSS(rel)
Δ V
CROSS
V
OS
V
US
V
RBM
V
TR
I
LI
Note:
1.
Unless otherwise noted, all specifications in this table apply to all processor frequencies.
2.
Rise and fall times are measured single-ended between 245 mV and 455 mV of the clock swing.
3.
Crossing Voltage is defined as the instantaneous voltage value when the rising edge of BCLK0 is equal to
the falling edge of BCLK1.
4.
V
Havg
5.
Overshoot is defined as the absolute value of the maximum voltage.
6.
Undershoot is defined as the absolute value of the minimum voltage.
7.
Ringback Margin is defined as the absolute voltage difference between the maximum Rising Edge Ringback
and the maximum Falling Edge Ringback.
Quad-Core Intel® Xeon® Processor 5300 Series Datasheet
Parameter
Data Bus
0.98 * 0.67 * V
Reference
Voltage
Address Bus
0.98 * 0.67 * V
Reference
Voltage
Termination
Resistance
(pull up)
COMP
Resistance
referred to in these specifications is the instantaneous V
. R
is connected to V
on die. Refer to processor I/O Buffer Models for I/V characteristics.
TT
TT
TT
Parameter
Min
Input Low
-0.150
Voltage
Input High
0.660
Voltage
Absolute
0.250
Crossing
Point
Relative
0.250 +
Crossing
0.5 * (V
Havg
Point
Range of
N/A
Crossing
Points
Overshoot
N/A
Undershoot
-0.300
Ringback
0.200
Margin
Threshold
V
CROSS
Region
Input
N/A
Leakage
Current
is the statistical average of the V
Min
Typ
0.67 * V
TT
TT
0.67 * V
TT
TT
45
50
49.4
49.9
.
TT
TT
of the AGTL+ output driver. Measured at
OL
Typ
Max
0.0
N/A
0.710
0.850
0.350
0.550
N/A
0.550 +
- 0.700)
0.5 * (V
Havg
N/A
0.140
N/A
VH + 0.300
N/A
N/A
N/A
N/A
- 0.100
N/A
V
+ 0.100
CROSS
N/A
+/- 100
measured by the oscilloscope.
H
Max
Unit
1.02 * 0.67 * V
V
TT
1.02 * 0.67 * V
V
TT
55
50.4
.
Unit
Figure
V
2-8
V
2-8
V
2-8, 2-9
V
2-8, 2-9
- 0.700)
V
2-8, 2-9
V
2-8
V
2-8
V
2-8
V
2-8
μA
1
Notes
2, 3
2, 3
4
5
TT
1,2
Notes
3,9
4,9,10
12
5
6
7
8
11
35

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xeon 5300 series

Table of Contents