Detailed Pin Descriptions; A20M# Pin; Amd Pin; Amd Athlon System Bus Pins - AMD ATHLON 8 Datasheet

Amd computer hardware user manual
Table of Contents

Advertisement

AMD Athlon™ XP Processor Model 8 Data Sheet
11.3

Detailed Pin Descriptions

A20M# Pin

AMD Pin

AMD Athlon™
System Bus Pins

Analog Pin

APIC Pins, PICCLK,
PICD[1:0]#

CLKFWDRST Pin

CLKIN, RSTCLK
(SYSCLK) Pins
74
Preliminary Information
The information in this section pertains to Table 25 on page 66.
A20M# is an input from the system used to simulate address
wrap-around in the 20-bit 8086.
AMD Socket A processors do not implement a pin at location
AH6. All Socket A designs must have a top plate or cover that
blocks this pin location. When the cover plate blocks this
location, a non-AMD part (e.g., PGA370) does not fit into the
socket. However, socket manufacturers are allowed to have a
contact loaded in the AH6 position. Therefore, motherboard
socket design should account for the possibility that a contact
could be loaded in this position.
See the AMD Athlon™ System Bus Specification, order# 21902
for information about the system bus pins — PROCRDY,
P W RO K , R E S E T # , S A D D I N [ 1 4 : 2 ] # , S A D D I N C L K # ,
S A D D O U T [ 1 4 : 2 ] # , S A D D O U T C L K # , S DATA [ 6 3 : 0 ] # ,
SDATAINCLK[3:0]#, SDATAINVALID#, SDATAOUTCLK[3:0]#,
SDATAOUTVALID#, SFILLVALID#.
Treat this pin as a NC.
The Advanced Programmable Interrupt Controller (APIC) is a
feature that provides a flexible and expandable means of
delivering interrupts in a system using an AMD processor. The
pins, PICD[1:0], are the bi-directional message-passing signals
used for the APIC and are driven to the Southbridge or a
dedicated I/O APIC. The pin, PICCLK, must be driven with a
valid clock input.
For more information, see Table 19, "APIC Pin AC and DC
Characteristics," on page 44.
CLKFWDRST resets clock-forward circuitry for both the system
and processor.
Connect CLKIN with RSTCLK and name it SYSCLK. Connect
CLKIN# with RSTCLK# and name it SYSCLK#. Length match
the clocks from the clock generator to the Northbridge and
processor.
See "SYSCLK and SYSCLK#" on page 79 for more information.
Pin Descriptions
25175H—March 2003
Chapter 11

Advertisement

Table of Contents
loading

Table of Contents