Table of Contents
Advertisement
SuperI/O Module
5.2
Module Architecture
The SIO module comprises a collection of generic func-
tional blocks. Each functional block is described in detail
later in this chapter. The beginning of this chapter
describes the SIO structure and provides all device specific
information, including special implementation of generic
blocks, system interface and device configuration.
The SIO module is based on eight logical devices, the host
interface, and a central configuration register set, all built
around a central, internal 8-bit bus.
The host interface serves as a bridge between the external
ISA interface and the internal bus. It supports 8-bit I/O
read, 8-bit I/O write and 8-bit DMA transactions, as defined
in Personal Computer Bus Standard P996.
ACK#
AFD#/DSTRB#
BUSY/WAIT#
ERR#
Parallel
INIT#
PD[7:0]
Port
PE
SLCT
SLIN#/ASTRB#
STB#/WRITE#
AB1C
ACCESS.
bus 1
AB1D
AB2C
ACCESS.
bus 2
AB2D
Real-Time Clock (RTC)
Internal
Signal
AMD Geode™ SC2200 Processor Data Book
The central configuration register set supports ACPI com-
pliant PnP configuration. The configuration registers are
structured as a subset of the Plug and Play Standard Reg-
isters, defined in Appendix A of the Plug and Play ISA
Specification Version 1.0a by Intel and Microsoft
tem resources assigned to the functional blocks (I/O
address space, DMA channels and IRQ lines) are config-
ured in, and managed by, the central configuration register
set. In addition, some function-specific parameters are con-
figurable through this unit and distributed to the functional
blocks through special control signals.
The source of the device internal clocks is the 48 MHz
clock signal or through the 32.768 KHz crystal with an
internal frequency multiplier. RTC operates on a 32 KHz
clock.
Infrared
Communication
Port/Serial Port 3
Configuration
and Control
Registers
System
Wakeup
Figure 5-2. Detailed SIO Block Diagram
32580B
SIN1
Serial
SOUT1
Port 1
DTR#/BOUT1
SIN2
SOUT2
RTS2#
Serial
DTR2#/BOUT2
Port 2
CTS2
RI2#
DCD2#
DSR2#
TC
DACK0-3
DRQ0-3
Internal
IRQ1-12,14-15
Host
IOCHRDY
Interface
ZWS#
IOWR#
IORD#
AEN
Internal Signals
®
. All sys-
Internal
Signals
97
Advertisement
Table of Contents
