Table 5-2 Description Of The Entire Can Communication Control Registers And Setting Values - Fujitsu FR Family FR60 Lite User Manual

Table 5-2 Description of the entire CAN communication control registers and setting values

Register name
CTRLR0_Test 0 [normal operation]
CTRLR0_CCE 1 [write enable]
CTRLR0_DAR 0 [automatic retransmit enable]
CTRLR0_EIE 0 [code setting disable]
CTRLR0_SIE 0 [code setting disable]
CTRLR0_IE 0 [interrupt disable]
CTRLR0_Init 1 [initialization]
BTR0 0x2B43 [250 Kbps]
TESTR0_Rx 0 [dominant]
TESTR0_Tx1 0 [normal operation]
0 ↑
TESTR0_Tx0
TESTR0_LBack 0 [loopback mode disable]
TESTR0_Silent 0 [silent mode disable]
TESTR0_Basic 0 [basic mode disable]
BRPER0_BRPE 0 [value added to BTR0]
The registers used for CAN communication message handling on the microcontroller are APIs of the
CAN driver in the sample software, so descriptions of the following registers are omitted. For more
information of the registers, refer to the microcontroller hardware manual.
■Message interface registers
- IFx command request register (IFxCREQ)
- IFx command mask register (IFxCMSK)
- IFx mask register 1, 2 (IFxMSK1, IFxMSK2)
- IFx arbitration register 1, 2 (IFxARB1, IFxARB2)
- IFx message control register (IFxMCTR)
- IFx data register A1, A2, B1, B2 (IFxDTA1, IFxDTA2, IFxDTB1, IFxDTB2)
■Message handler registers
- CAN transmit request register 1, 2 (TREQR1, TREQR2)
- CAN data update register 1, 2 (NEWDT1, NEWDT2)
- CAN interrupt pending register 1, 2 (INTPND1, INTPND2)
- CAN message enable register 1, 2 (MSGVAL1, MSGVAL2)
Setting value [function]
- 94 -
Description
Test mode enable bit
Bit timing register write enable bit
Automatic retransmit prohibit bit
Error interrupt code enable bit
Status interrupt code enable bit
Interrupt enable bit
Initialization bit
CAN communication speed
RXO pin monitor bit
TXO pin control bits
Loopback mode
Silent mode
Basic mode
Baud rate prescaler extension bit
AN07-00180-3E