ECS 865GV-M7D Manual page 41

Table of Contents

Advertisement

Report No FDD For WIN 95 (Yes)
Set this item to the default if your are running a system with no floppy drive and using
Windows 95; this ensures compatibility with the Windown 95 logo certification.
Delay For HDD (secs)
Users may set a delay from 1 to 15 seconds in the cold boot process. Some hard disk drives
need extra time to spin up in order to identify correctly. If the system does not start after
the memory test, try to add times in this field.
Small Logo (EPA) Show (Disabled)
Enables or disables the display of the EPA logo during boot.
Advanced Chipset Features
These items define critical timing parameters of the motherboard. You should leave the
items on this page at their default values unless you are very familiar with the technical
specifications of your system hardware. If you change the values incorrectly, you may
introduce fatal errors or recurring instability into your system.
DRAM Timing Selectable
X
CAS Latency Time
Active to Precharge Delay
X
DRAM RAS# to CAS# Delay
X
X
DRAM RAS# Precharge
Memory Frequency For
System BIOS Cacheable
Video BIOS Cacheable
AGP Aperture Size (MB)
Init Display First
** Photon Acceleration Technology **
Fast Chip Select
CPC Addr/Control
Turbo Mode
** On-Chip VGA Setting **
On-Chip VGA
On-Chip Frame Buffer Size
Boot Display
: Move
F5:Previous Values
DRAM Timing Selectable (By SPD)
The value in this field depends on performance parameters of the installed memory chips
(DRAM). Do not change the value from the factory setting unless you install new memory
that has a different performance rating than the original DRAMs.
CAS Latency Time (2):When synchronous DRAM is installed, the number of
clock cycles of CAS latency depends on the DRAM timing. Do not reset this
field from the default value specified by the system designer.
Active to Precharge Delay (8): The precharge time is the number of cycles it
takes for DRAM to accumulate its charge before refresh.
DRAM RAS# to CAS# Delay (4): This field allows you insert a timing delay
between the CAS and RAS strobe signals, used when DRAM is written to, read
from, or refreshed. Disabled gives faster performance; and Enabled gives more
stable performance.
Phoenix-AwardBIOS CMOS Setup Utility
Advanced Chipset Feature
[By SPD]
[2]
[8]
[4]
[4]
[Auto]
[Disabled]
[Disabled]
[128]
[PCI Slot]
[Auto]
[Auto]
[Auto]
[Enabled]
[8MB]
[Auto]
Enter: Select
+/-/PU/PD:Value F10:Save ESC:Exit F1: General Help
F6:Fail-Safe Defaults
Using BIOS
Item Help
Menu Level
F7:Optimized Defaults
35

Advertisement

Table of Contents
loading

Table of Contents