Intel D865PERL Product Manual page 85

Hide thumbs Also See for D865PERL:
Table of Contents

Advertisement

Table 28.
Chipset Configuration Submenu (continued)
Feature
Burn-In Mode
Extended Configuration
Chipset Memory Timing
Control
SDRAM Frequency
SDRAM Timing Control
CPC Override
SDRAM RAS Act. To Pre. • 8 (default)
SDRAM CAS# Latency
SDRAM RAS# to CAS#
delay
SDRAM RAS# Precharge
Options
• Default (default)
• -2.0%
• -1.0%
• +1.0%
• +2.0%
• +3.0%
• +4.0%
• Default (default)
• User Defined
No option
• Auto (default)
• 266 MHz
• 333 MHz
• 400 MHz
• Auto (default)
• Manual – Aggressive
• Manual – User Defined
• Auto (default)
• Enabled
• Disabled
• 7
• 6
• 5
• 2.0
• 2.5
• 3.0 (default)
• 4
• 3 (default)
• 2
• 4
• 3 (default)
• 2
Using the BIOS Setup Program
Description
Alters host and I/O clock frequencies.
Chooses the default or user defined settings for
the extended configuration options.
Allows override of detected memory frequency
value.
Auto allows timings to be programmed according
to the memory detected.
Manual – Aggressive selects the most aggressive
user defined timings.
Manual – User Defined allows manual override of
detected SDRAM settings.
Controls Command Per Clock/1n rule mode.
When enabled, allows DRAM controller to attempt
Chip Select assertions in two consecutive
common clocks.
Selects length of time from read to pre-change.
Corresponds to tRAS, min.
Selects the number of clock cycles required to
address a column in memory. Corresponds to
CL.
Selects the number of clock cycles between
addressing a row and addressing a column.
Corresponds to tRCD.
Selects the length of time required before
accessing a new row.
85

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents