Table of Contents
Advertisement
3-6 Advanced Chipset Features
The Advanced Chipset Features Setup option is used to change the values of the chipset registers.
These registers control most of the system options in the computer.
> DRAM Timing Settings
> PCIE Timing Settings
> Hypertransport Settings
Video BIOS Cacheable
System BIOS Cacheable
Memory Hole
↑↓→← Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:General Help
F5:Previous Values
DRAM Timing Settings
Please refer to section 3-6-1
PCIE Timing Settings
Please refer to section 3-6-2
Hypertransport Settings
Please refer to section 3-6-3
System BIOS Cacheable
Selecting Enabled allows caching of the system BIOS ROM at F0000h-FFFFFh, resulting in
better system performance. However, if any program writes to this memory area, a system error
may result. The settings are: Enabled and Disabled.
Video BIOS Cacheable
Select Enabled allows caching of the video BIOS, resulting in better system performance.
However, if any program writes to this memory area, a system error may result. The settings are:
Enabled and Disabled.
Memory Hole
You can reserve this area of system memory for ISA adapter ROM. When this area is reserved,
it cannot be cached. The user information of peripherals that need to use this area of system
memory usually discusses their memory requirements. The settings are: Enabled and Disabled.
Phoenix – AwardBIOS CMOS Setup Utility
Advanced Chipset Features
Press Enter
Press Enter
Press Enter
Enabled
Enabled
Disabled
F6:Optimized Defaults
25
Item Help
Menu Level >
F7:Standard Defaults
Advertisement
Table of Contents
