Table of Contents
Advertisement
NVIDIA GPIO Level Shift
1
2
A
GC6_FB_EN
VR Complex
1V8_MAIN_EN
B
GPU_PWR_EN
GPU_EVENT#
GPU
GPU_RST#
SYS_PEX_RST_MON#
PLATFORM_RST#
GPU_PEX_RST_HOLD#
GC6 2.1 Control Signals
1.1V8_MAIN_EN
2.GC6_FB_EN
3.GPU_EVENT#
4.GPU_PEX_RST_HOLD#
5.SYS_PEX_RST_MON#
GPU_PEX_RST#
GPU_PWR_EN
C
EN
PGOOD
GC6 2.1 - VR Complex
(SYSTEM)
1. GPU_PWR_EN
1V8_AON
2. 1V8_MAIN_EN
1V8_AON
3. GC6_FB_EN
PGOOD
EN
1V8_MAIN_EN
1V8_MAIN
GPU
D
GC6_FB_EN
1
2
3
4
5
1V8_AON
NVIDIA GPIO LEVEL SHIFT
R314
10K_04
DP_E
16
IFPE_HPD_R#
FROM 8330B_RE
Q5
MTN2002ZS3
G
R77
1K_04
9/13 Common Design
1V8_AON
1V8_MAIN
NVVDD
NVVDDS
PEX&1.05V
FBVDD/Q
EC/PCH
POWER RAIL
1V8_AON
1V8_MAIN
PEX&1.05V
NVVDD
NVVDDS
FBVDD/Q
net
PCH_GPIO
DGPU_PWR_EN
(GPP_F23)
GPPG8_PCH_1V8RUN_EN
(GPP_G8)
GPPG9_PCH_NV3V3_EN
(GPP_G9)
EN
PGOOD
PEX&1.05V
GPPG10_PCH_NVVDD_EN
(GPP_G10)
GPPG11_PCH_NVVDDS_EN
(GPP_G11)
EN
PGOOD
GPPG0_PCH_PEXVDD_EN
(GPP_G0)
NVVDD
EN
PGOOD
8,9,20,21,22,23,24,26,27,28,29,32,34,36,37,38,39,40,41,42,47,51,52,53
FBVDD/Q
3
4
5
6
7
MDP_E_HPD
21,28
R296
*0_04
24
GPIO4_1V8_MAIN_EN_R
D02_12/19_H
State in GC6
ON
OFF
OFF
OFF
OFF
ON
DG P.93
note: t1(from 1V8_RUN_EN to PEX_VDD/NVVDD_PG) must NOT exceed 4ms.
N17E
POWER ON SEQUENCE
POWER OFF SEQUENCE
Voltage
(1V8_AON)
(1V8_MAIN)
(NV3V3)
(NVVDD)
(NVVDDS)
(PEX_VDD)
FBVDDQ
10,16,17,51,52,53
1V8_AON
3.3VS
Title
Title
Title
[18] NVIDIA GPIO LEVEL SHIFT
[18] NVIDIA GPIO LEVEL SHIFT
[18] NVIDIA GPIO LEVEL SHIFT
Size
Size
Size
Document
Document
Document
Number
Number
Number
6-71-N85J0-D01
6-71-N85J0-D01
6-71-N85J0-D01
A3
A3
A3
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
Date :
Date :
Date :
Friday, March 02, 2018
Friday, March 02, 2018
Friday, March 02, 2018
6
7
Schematic Diagrams
8
A
Sheet 18 of 60
GPIO4_1V8_MAIN_EN
16,17
NVIDIA GPIO Level
Shift
B
C
D
R e v
R e v
R e v
D02B
D02B
D02B
Sheet
Sheet
Sheet
18
18
18
o f
o f
o f
63
63
63
8
NVIDIA GPIO Level Shift B - 19
Advertisement
Table of Contents
