Table of Contents
Advertisement
Schematic Diagrams
Processor 4/7- Power
Sheet 5 of 46
Processor 4/7-
Power
B - 6 Processor 4/7- Power
5
4
Haswell Processor 4/7 ( POWER )
VCCIN
PROCESSOR CORE POWER
48A
D
AA26
VCC
AA28
ICCMAX Maximum Processor
SV 48
VCCIN
VCC
AA34
VCC
AA30
VCC
AA32
VCC
C88
C88
C550
C550
C36
C36
C92
C92
C558
C558
AB26
VCC
AB29
VCC
AB25
VCC
AB27
VCC
AB28
VCC
AB30
VCC
AB31
VCC
AB33
VCC
AB34
VCC
AB32
VCC
AC26
VCC
AB35
VCC
AC28
VCC
AD25
VCC
C557
C557
C72
C72
C556
C556
C77
C77
C552
C552
AC30
VCC
AD28
VCC
AC32
VCC
AD31
VCC
AC34
VCC
AD34
VCC
AD26
VCC
AD27
VCC
AD29
VCC
AD30
VCC
AD32
VCC
AD33
C
VCC
AD35
VCC
AE26
VCC
C71
C71
C87
C87
C86
C86
C82
C82
C73
C73
AE32
VCC
AE28
VCC
AE30
VCC
AG28
VCC
AG34
VCC
AE34
VCC
AF25
VCC
AF26
VCC
AF27
VCC
AF28
VCC
AF29
VCC
AF30
VCC
AF31
VCC
VCCIN
AF32
VCC
AF33
VCC
AF34
VCC
AF35
VCC
C553
C553
C551
C551
C41
C41
C70
C70
C58
C58
AG26
VCC
AH26
VCC
AH29
VCC
AG30
VCC
AG32
VCC
AH32
VCC
AH35
VCC
AH25
VCC
AH27
VCC
AH28
VCC
AH30
VCC
AH31
VCC
AH33
B
VCC
AH34
VCC
C97
C97
C56
C56
C96
C96
C49
C49
C95
C95
AJ25
VCC
AJ26
VCC
AJ27
VCC
AJ28
VCC
AJ29
VCC
AJ30
VCC
AJ31
VCC
AJ32
VCC
AJ33
VCC
AJ34
VCC
AJ35
VCC
G25
VCC
H25
VCC
VCCIN
J25
VCC
K25
VCC
L25
VCC
M25
VCC
N25
VCC
C562
C562
C564
C564
P25
+
+
+
+
VCC
R25
VCC
T25
VCC
U25
VCC
U26
VCC
V25
VCC
V26
VCC
W 26
VCC
W 27
VCC
A
5
4
3
Haswell rPGA EDS
Haswell rPGA EDS
U26E
U26E
V_VCCDDQ
K27
RSVD
L27
RSVD
T27
RSVD
V27
RSVD
V_VCCDDQ
C318
C318
4.2A
*0.1u_10V_X5R_04
*0.1u_10V_X5R_04
AB11
VDDQ
AB2
VDDQ
AB5
VDDQ
AB8
VDDQ
AE11
VDDQ
AE2
C369
C369
VDDQ
AE5
VDDQ
AE8
*1u_6.3V_X5R_04
*1u_6.3V_X5R_04
VDDQ
AH11
VDDQ
K11
VDDQ
N11
VDDQ
N8
VDDQ
T11
VDDQ
T2
VDDQ
T5
VDDQ
T8
VDDQ
W 11
VCCIN
VDDQ
W 2
VDDQ
W 5
VDDQ
W 8
VDDQ
N26
R362
R362
RSVD
K26
100_04
100_04
VCC
AL27
RSVD
AK27
VCC_SENSE
RSVD
5,7,41
VSS_SENSE
R361
R361
100_04
100_04
AL35
VCC_SENSE
E17
0.5A
RSVD
VCCIO_OUT
AN35
R356
R356
*0_06
*0_06
1.05V_LAN_M
VCCIO_OUT
0.5A
A23
VCCIO2PCH_R
C529
C529
*4.7u_6.3V_X5R_06
*4.7u_6.3V_X5R_06
RSVD
F22
0.5A
VCCIOA_OUT
VCOMP_OUT
W 32
RSVD
AL16
CAD Note: H_CPU_SVIDALRT_R_N
RSVD
J27
R576
R576
*0_04
*0_04
RSVD
Place the PU resistors close to CPU
AL13
RSVD
AM28
H_CPU_SVIDALRT_R_N
R59
R59
43.2_1%_04
43.2_1%_04
VIDALERT
AM29
H_CPU_SVIDCLK_R
R61
R61
*10mil_short
*10mil_short
VIDSCLK
AL28
H_CPU_SVIDDAT_R
R56
R56
*10mil_short
*10mil_short
VIDSOUT
AP35
VSS
H27
PW R_DEBUG
AP34
VSS
AT35
1.05V_LAN_M
RSVD_TP
AR35
RESISTOR STUFFING OPTIONS ARE
RSVD_TP
AR32
PROVIDED FOR TESTING PURPOSES
RSVD_TP
AL26
RSVD_TP
AT34
R32
R32
VSS
AL22
VSS
AT33
1.05V_LAN_M
VCCIO_OUT
150_1%_04
150_1%_04
VSS
AM21
VSS
R31
R31
AM25
VSS
AM22
PWR_DEBUG_N
VSS
AM20
VSS
AM24
R34
R34
VSS
*0_06
*0_06
AL19
VSS
AM23
*10K_04
*10K_04
VSS
AT32
VSS
VCCIN
Y25
VCC
Y26
VCC
Y27
VCC
Y28
VCC
Y29
VCC
Y30
VCC
Y31
VCC
Y32
VCC
Y33
VCC
Y34
VCC
Y35
VCC
5 OF 9
5 OF 9
3,26,27,38,41,42
3
2
1
V_VCCDDQ
V_VDDQ_DIMM
PJ5
PJ5
*OPEN-5mm
*OPEN-5mm
1
2
C33
C33
0.1u_10V_X5R_04
0.1u_10V_X5R_04
C35
C35
0.1u_10V_X5R_04
0.1u_10V_X5R_04
4.2A
D03
C64
C64
C43
C43
C34
C34
C63
C63
+
+
C288
C288
10u_6.3V_X5R_06
10u_6.3V_X5R_06
10u_6.3V_X5R_06
10u_6.3V_X5R_06
*10u_6.3V_X5R_06
*10u_6.3V_X5R_06
*330u_2.5V_V_A
*330u_2.5V_V_A
*0.1u_10V_X5R_04
*0.1u_10V_X5R_04
C372
C372
C51
C51
C90
C90
C32
C32
*1u_6.3V_X5R_04
*1u_6.3V_X5R_04
22u_6.3V_X5R_08
22u_6.3V_X5R_08
22u_6.3V_X5R_08
22u_6.3V_X5R_08
*22u_6.3V_X5R_08
*22u_6.3V_X5R_08
VCC_SENSE
41
VSS_SENSE
5,7,41
SVID Signals
VCCIO_OUT
H_CPU_SVIDALRT#
R60
R60
75_04
75_04
H_CPU_SVIDCLK
R62
R62
54.9_1%_04
54.9_1%_04
H_CPU_SVIDDAT
R57
R57
130_1%_04
130_1%_04
H_CPU_SVIDALRT#
41
CAD Note:H_CPU_SVIDCLK
H_CPU_SVIDCLK
41
H_CPU_SVIDDAT
41
PLACE THE PU RESISTORS
CLOSE TO VR
CAD Note: H_CPU_SVIDCLK_R
Place the PU
resistors close to VR
C31
C31
*4.7u_6.3V_X5R_06
*4.7u_6.3V_X5R_06
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
! ! ! !!DMFWP!DP/
Title
Title
Title
[05] Haswell 4/7-POWER
[05] Haswell 4/7-POWER
[05] Haswell 4/7-POWER
3,6
VCCIO_OUT
2,6
VCCIOA_OUT
3,4,9,10,40
V_VDDQ_DIMM
Size
Document Number
Size
Size
Document Number
Document Number
1.05V_LAN_M
6-71-W65J0-D01
6-71-W65J0-D01
6-71-W65J0-D01
8,41
VCCIN
Custom
Custom
Custom
6-7P-W65J4-001
6-7P-W65J4-001
6-7P-W65J4-001
Date:
Date:
Date:
Wednesday, October 16, 2013
Wednesday, October 16, 2013
Wednesday, October 16, 2013
Sheet
Sheet
Sheet
5
5
5
of
of
of
2
1
D
C
B
A
Rev
Rev
Rev
1.0
1.0
1.0
46
46
46
Advertisement
Table of Contents
