Denon DRA-800H Service Manual page 43

Network stereo receiver
Hide thumbs Also See for DRA-800H:
Table of Contents

Advertisement

MC74HC4094ADR2G (DIGITAL_MCU : IC752, IC753)
STR
D
CP
QP
0
QP
1
QP
2
QP
3
GND
Logic Diagram
Figure 1. Pin Assignment
STAGE 0
D
D
Q
D
CP
FF0
CP
CP
D
Q
CP
latch
STR
OE
QP
0
QP
1
3
CP
V
1
16
CC
OE
2
15
QP
3
14
4
QP
4
13
5
QP
5
12
2
6
D D
QP
6
11
7
QS
7
10
2
QS
8
9
1
MC74HC4094A
STAGES 1 TO 6
STAGE 7
OE
Q
15
D
Q
CP
D
Q
FF7
Figure 2. Logic Symbol
CP
latch
D
Q
CP
latch
2
D
8 – Stage Shift Register
3
CP
QP
2
QP
3
QP
4
QP
5
QP
6
QP
7
Figure 5. Logic Diagram
1
STR
8 – Bit Storage Register
15
OE
3 – Stage Outputs
QP0
QP1
QP2
4
5
6
7
Figure 4. Functional Diagram
http://onsemi.com
1
1
C2
15
EN3
SN74LVC244APWR (DIGITAL_OSD : IC734)
STR
SRG8
3
QS1
9
C1/
QS2
10
QP0
4
2
1 D
2 D
QP1
5
QP2
6
QP3
7
QP4
14
QP5
13
QP6
12
QP7
11
www.ti.com
Block diagram
QS
1
QS
2
Figure 3. IEC Logic Symbol
Pin numbers shown are for the DB, DGV, DW, N, NS, PW, and RGY packages.
Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted)
V
Supply voltage range
CC
QS2
10
V
Input voltage range
I
V
Voltage range applied to any output in the high-impedance or power-off state
O
V
Voltage range applied to any output in the high or low state
O
I
Input clamp current
IK
I
Output clamp current
OK
I
Continuous output current
QS1
9
O
Continuous current through V
θ
Package thermal impedance
JA
T
Storage temperature range
stg
P
Power dissipation
tot
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of V
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
(5) The package thermal impedance is calculated in accordance with JESD 51-5.
(6) For the DW package: above 70°C the value of P
(7) For the DB, DGV, N, NS, and PW packages: above 60°C the value of P
QP3
QP4
QP5
QP6
QP7
14
13
12
11
43
2
(DIGITAL_PLD : IC772)
(DIGITAL_DSP : IC783)
(DIGITAL_LEGO : IC812)
4
3
(DIGITAL_HDMI_TX : IC722)
5
6
7
14
13
12
SN74LVC244A
OCTAL BUFFER/DRIVER
11
WITH 3-STATE OUTPUTS
SCAS414X – NOVEMBER 1992 – REVISED MARCH 2005
9
LOGIC DIAGRAM (POSITIVE LOGIC)
10
1
19
1OE
2OE
2
18
11
9
1A1
1Y1
2A1
4
16
13
7
1A2
1Y2
2A2
6
14
15
5
1A3
1Y3
2A3
8
12
17
3
1A4
1Y4
2A4
(1)
MIN
–0.5
(2)
–0.5
(2)
–0.5
(2) (3)
–0.5
V
CC
V
< 0
I
V
< 0
O
or GND
CC
DB package
(4)
DGV package
(4)
DW package
(4)
GQN/ZQN package
(4)
N package
(4)
NS package
(4)
(4)
PW package
RGY package
(5)
–65
T
= –40°C to 125°C
(6) (7)
A
is provided in the recommended operating conditions table.
CC
derates linearly with 8 mW/K.
tot
derates linearly with 5.5 mW/K.
tot
2Y1
2Y2
2Y3
2Y4
MAX
UNIT
6.5
V
6.5
V
6.5
V
+ 0.5
V
–50
mA
–50
mA
±50
mA
±100
mA
70
92
58
78
°C/W
69
60
83
37
150
°C
500
mW
3

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents