Panasonic DMR-E100HP Service Manual page 101

Hide thumbs Also See for DMR-E100HP:
Table of Contents

Advertisement

IC3203
(VAD CON)
CC/WSS DET.
PP9701
PS9001
CPSVIN DM
VIDEO
10
28
ADC
3D
Y/C
ANALOG
VIDEO
PP9701
PS9001
CPNCIN DM
CIN
ADC
20
BLOCK
30
SECTION
PP9701
PS9001
CLAMP DC
CLPOS
27
1/4
25
APCE
CLK27O
164
143
IC50001
IC50014
Q3201
Q3202
IC3204
IC3205
XVCO(54MHz)
X3202
IC37002
IC37001
(8bit CONVERTER)
(DV CODEC)
D0
6
TC 22
DV INPUT
JACK
TPA+
37
TPA+
D7
13
TPA-
36
TPA-
XO
60
TPB+
35
TPB+
X37001
TPB-
(24.576MHz)
34
TPB-
XI
59
IC37003
IC37011
(VCO)
(VCO)
AF ENC.
INB
1
FSB
41
4
OUT
FIN
INA
2
186
PLL
IC37008
182
(VCO)
INB
1
18BF
35
4
OUT
IN
INA
2
180
18CLK
25
P.C.B. Name
Circuit Name
Ref.No.
Digital Net
Ref.No.9000 SERIES
Main P.C.B.connect circuit
PS9001,PS9002,PS9003
AV-Encoder
Ref.No.3400 SERIES
AV-Decoder
Ref.No.50000 SERIES
Digital
AV-Input
Ref.No.3200/4400 SERIES
P.C.B.
System Control
Ref.No.6000 SERIES
Glue
Ref.No.6700 SERIES
1394 DV
Ref.No.37000 SERIES
RTSC
Ref.No.3500 SERIES
MPEG4
Ref.No.3600 SERIES
Main Net
Ref.No.9700/7400 SERIES
Digital P.C.B.connect circuit
PP9701,PP9702,PP9703
Sub Power Supply
Ref.No.1500 SERIES
Main
P.C.B.
Video I/O Main
Ref.No.3000/3900/4900 SERIES
Audio Main
Ref.No.4000 SERIES
Timer
Ref.No.7500 SERIES
IC3201
16bit/16M
SDRAM
T
C
4
SDRAM
I/F
FRAME
C DEC
TBC
TC
1
SYNCHRO.
HOST
I/F
CLK27I
CLK27XI
T
C
158
161
10
1
/
2
PLL
(27MHz)
27MHz
54MHz
T
C
IC3607
IC3608
31
16bit/16M
SDRAM
LINK
(DV,SBP2,
TC 26
-1/2
MPEG)
TC
34
DV CODEC
6Mbit DRAM
TC
30
IC3603
(BUFFER)
DIVIO
IC50009
(BUFFER)
18
11
O0
O7
R656DVSW
DV
136
19
DE2
SEL
I0
I7
2
9
FROM
T
XSW656
GLUE
C
IC6701-
SECTION
29
TC
28
T
C
27
IC6704
DATA STRAGE
IC6701
(NAND FROM)
(GLUE)
Mini boot
Firm ware
Model information
TC
21
U/H/F Error
Laser hour
IC3401
32bit/64M
SDRAM
IC3402
(AV ENC)
IC3202
(VIDEO PROCESSOR)
GATE
VIDEO
TC
23
ARRAY
ENC
TC
32
TC
7
DATA(MSD16
MSD31) /ADDRESS BUS LINE(MSA1
MSA7)
T
C
36
IC50003
(AV DEC)
102
128
27MHz
PCLK
VCLK
REC656
MPEG4
CODEC
LCD
LCD
D00
D07
131
124
AV-DEC
MCP10
2
9
I0
I7
T
C
35
1
/
O7
O0
OE2
2
11
18
19
SDRAM I/F
TC
37
125
T
C
25
T
C
13
T
1
C
/
2
17
1
DATA/ADDRESS BUS LINE
/
2
T
T
C
C
8
9
Audio EE Delay
MP3 Playback
16bit/64M
16bit/64M
SDRAM
SDRAM
IC50002
IC50004
IC3502
IC3501
16bit/128M-SDRAM
16bit/128M-SDRAM
T
TC
6
C
IC3503
5
(RTSC)
SDRAM
SDRAM
I/F
I/F
LOCAL
SYSTEM
TC
2
ENC/
ENC.
DEC
RTSC
HOST
MICON
STD0
STD7
I/F
I/F
T
T
C
C
11
12
1
1
/
/
2
2
T
C
16
CSS
DAC4
116
CPRM
CPPM
DAC5
120
NTSC/PAL
ENCODER
&
DAC1
109
PROGRESSIVE
CONVERTER
POST
OSD
DAC2
114
PROS
DAC3
108
HOST
I/F
T
27MHz
C
REC656
14
1
/
2
DATA/ADDRESS BUS LINE
TC
10
-1/2
14
-1/2/TC
24
/TC
26 -1/2
SA0-SA25 ADDRESS BUS LINE
TC
12
-3/
TC 17
-1/2
/TC
18
/TC
19
-1/2
SD16-SD31 DATA BUS LINE
T
WORKING
C
MEMORY
18
16bit/128M-
SDRAM
IC6002
WORKING
16bit
MEMORY
TC
24
TC
15
BUFFER
16bit/128M-
SDRAM
IC6007
IC6003
VIDEO EE SIGNAL
PC CARD SLOT
SD CARD I/F
SD CARD SLOT
PCMCIA I/F
IDE
TC
3
DVD RAM DRIVE
I/F
HDD
Q50004
T
Y OUT DM
PS9001
PP9701
C
BUFFER
20
12
Q50005
C OUT DM
PS9001
PP9701
3
BUFFER
22
Q50001
TO ANALOG
GPY OUT DM
PS9001
PP9701
BUFFER
VIDEO
15
BLOCK SECTION
Q50002
BPB OUT DM
PS9001
PP9701
BUFFER
16
Q50003
RPR OUT DM
PS9001
PP9701
BUFFER
18
<Booting process for Digital PCB>
1."LOADER" is booted.
2.Search miniboot program at "DATA STRAGE"
by loader and download it to "WORKING MEMORY".
3.Search main program at "DATA STRAGE" by
miniboot and download it to "WORKING MEMORY".
4."MAIN CPU" is controled by Downloaded main
program at "WORKING MEMORY".
#Loader:Load booting and miniboot program.
Miniboot:Load main program and updata firmwave.
/TC 20
-1/2
/TC 25
/TC 27
/TC 35
-1/2
T
T
C
C
20
19
1
1
/
/
2
2
DMR-E100H P/PC/PL
8Mbit
MAIN CPU
Digital Block Diagram
LOADER
(Video Section)
IC6004
IC6006

Advertisement

Table of Contents
loading

This manual is also suitable for:

Dmr-e100hpcDmr-e100hpl

Table of Contents