Fluke PM6690 Service Manual page 177

Timer/counter/analyzer
Hide thumbs Also See for PM6690:
Table of Contents

Advertisement

5
+3.3VCPU
U13B
R425
X1
10K
A0
T12
A0
A1
R11
A1
TRST
A2
T11
A2
A3
P10
J12
A3
A4
R10
A4
1
A5
T10
A5
X57
R355
A6
2
P9
A6
10K
A7
3
R9
A7
A8
4
T9
A8
5
TDI
A9
T8
A9
A10
6
R8
A10
A11
D
7
P8
A11
A12
8
T7
A12
9
X58
R359
A13
R7
J T AG
A13
10
10K
A14
P7
CONNE CT OR
A14
A15
11
T6
A15
TMS
A16
12
N7
A16/PC0
13
A17
R6
A17/PC1
14
A18
T5
A18/PC2
A19
15
P6
A19/PC3
X59
R360
A20
16
R5
A20/PC4
17
10K
A21
T4
A21/PC5
18
A22
P5
A22/PC6
TCK
A23
19
R4
A23/PC7
20
2X10 SMD
R362
X60
R361
100
10K
TDO
E2
AN0
F2
AN1
+3.3VCPU
R663
R363
10K
10K
U55
X31
X55
8
V1
1
3
J15
+1.8VP
V2
RST
BLE0/PM4
6
J14
S1
BLE1/PM5
7
K16
S2
BLE2/PM6
2
K15
TMR
BLE3/PM7
5
4
TOL
GND
C
LTC2905
LH79524
C502
1N
X32
X33
C27
27pF
RESN
11.2896MHz
U56A
LVC08
U13A
+3.3VCPU
U116
6
VCC1
4
1
J2
+1.8VP
VCC2
RST
RESETIN
5
RSTIN
+3.3VCPU
3
2
D2
MR
GND
TRST
X68
TMS
P4
TMS
TCK
T3
MAX6355
TCK
R665
R666
TDI
T1
TDI
10K
10K
T2
TEST1
R3
TEST2
E3
LINREGN
CONNE T CT T O
US E J T AG
J3
R664
B
10K
LH79524
F095
PLL LOCK
+3.3VCPU
6
PLL LOCK
RB LOCK
1
RB LOCK
1,5,6,7,8
+5VD
+5VD
5
+3.3VFPGA
+3.3VFPGA
L17
+3.3VDISP
1,5,6,7,8
+3.3VD
BLM21A102S
L18
+3.3VMEMF
BLM21A102S
C36
22uF-6.3V
U52B
36
2A0
2B0
35
2A1
2B1
L21
33
2A2
2B2
32
+3.3VCPU
2A3
2B3
30
2A4
2B4
BLM41P800S
29
2A5
2B5
C261
27
2A6
2B6
220UF-10V
26
2A7
2B7
25
OE2
24
+3.3VCPU
DIR2
LVC162245A
A
+3.3VCPU
U54C
U53C
C317
C578
C573
C301
LVC162245A
LVC162245A
1n
1n
100n
10n
5
4
M15
D0
D0
N16
D1
D1
D2
L13
D2
D3
M14
D3
D4
N15
D4
P16
D5
D5
U17A
D6
D31
M13
47
D6
D7
A0
D0
D30
N14
31
35
46
D7
A0
I/O0
D8
A1
D1
D29
P15
26
37
44
D8
A1
I/O1
P14
D9
A2
25
39
D2
D28
43
D9
A2
I/O2
D10
A3
D3
D27
N13
24
41
41
D10
A3
I/O3
D11
A4
D4
D26
T15
23
44
40
D11
A4
I/O4
D12
A5
D5
D25
N12
22
46
38
D12
A5
I/O5
T14
D13
A6
21
48
D6
D24
37
D13
A6
I/O6
P12
D14
A7
20
50
D7
D14
A7
I/O7
D15
A8
D8
T13
10
36
48
D15
A8
I/O8
D16
A9
D9
R16
9
38
PK0/D16
A9
I/O9
M12
D17
A10
8
40
D10
PK1/D17
A10
I/O10
T16
D18
A11
7
42
D11
PK2/D18
A11
I/O11
D19
A12
D12
R15
6
45
PK3/D19
A12
I/O12
D20
A13
D13
P13
5
47
PK4/D20
A13
I/O13
R14
D21
A14
4
49
D14
PK5/D21
A14
I/O14
R13
D22
A15
3
51
D15
D23
36
PK6/D22
A15
I/O15
D23
A16
D22
N11
54
35
PK7/D23
A16
D24
A17
D21
R12
19
33
PN2/D24
A17
D25
A18
D20
P11
18
32
PN3/D25
A18
C11
D26
A19
11
D19
30
PN0/D26
A19
D27
A20
D18
A13
12
29
PN1/D27
A20
D28
A21
D17
C12
15
27
PL4/D28
A21
D29
D16
A14
26
PL5/D29
B14
D30
34
PL6/D30
OE
D31
C14
13
17
25
PL7/D31
WE
RY/BY
C SF
32
24
CE
G15
SDCKE
F14
16
SDCLK
WP/ACC
D13
DQM0
RESN
14
DQM0
RESET
DQM1
E13
53
DQM1
BYTE
DQM2
E14
DQM2
G14
DQM3
AM29LV640MH
DQM3
G16
DCS0
H14
DCS1
H15
+3.3VMEMF
RAS
H16
OEP
CAS
K14
OE
J16
WR
CSGPIBN
U52A
L16
PM0/CS0
L15
C SF
2
47
PM1/CS1
1B0
1A0
CSUSB
M16
3
46
PM2/CS2
1B1
1A1
CSFPGA
L14
5
44
PM3/CS3
1B2
1A2
A0
AF0
6
43
1B3
1A3
A1
8
41
AF1
1B4
1A4
R668
A2
AF2
9
40
1B5
1A5
A3
AF3
11
38
+3.3VCPU
1B6
1A6
A4
AF4
12
37
1B7
1A7
10K
48
C33
OE1
1
27pF
DIR1
B7
LVC162245A
AF[0..4]
R358
1M
U11C
COUNTER CIRCUIT
RESFPGA
133
RESET
DB31
DB30
182
MPCLK
DB29
DB28
H1
RESETOUT
DB27
CSFPGA
181
CSFPGA
DB26
122
RD
DB25
TDO
P3
123
TDO
WR
DB24
DB23
DB22
DB21
A16
USBDN
DB20
X29
AF0
A15
121
USBPN
A0
DB19
AF1
120
A1
DB18
R667
AF2
116
A2
DB17
K1
AF3
115
CLKOUT
A3
DB16
AF4
114
A4
DB15
100
DB14
DB13
DB12
125
CSGPIB
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
FIFOALERT
INTERRUPT
FIFOEMPTY
D I
153
DIN
DONE
CCLK
155
CCLK
INIT
PROGN
106
PROGRAM
DOUT
SpartanIIE-2
13
14
U25D
16
17
12
11
19
20
HCT126
22
U56D
23
12
&
11
13
LVC08
+5VD
+3.3VCPU
U52C
C303
C581
LVC162245A
100n
10n
C517
U25E
U56E
C34
C354
100n
HCT126
LVC08
10n
22uF-6.3V
4
CPU, Memories and Parts of the Counter Circuit,
3
2
U54A
U53A
DF31
D15
DF15
2
47
2
1A0
1B0
1A0
1B0
DF30
D14
DF14
A20
A21
A22
3
46
3
1A1
1B1
1A1
1B1
DF29
D13
DF13
5
44
5
1A2
1B2
1A2
1B2
6
DF28
D12
43
6
DF12
R629
R630
R631
1A3
1B3
1A3
1B3
DF27
D11
DF11
10K
10K
10K
8
41
8
1A4
1B4
1A4
1B4
DF26
D10
DF10
9
40
9
1A5
1B5
1A5
1B5
DF25
D9
D F9
11
38
11
1A6
1B6
1A6
1B6
12
DF24
D8
37
12
D F8
1A7
1B7
1A7
1B7
48
OE1
OE1
1
1
DIR1
DIR1
LVC162245A
LVC162245A
2
4
TRALED
U54B
U53B
13
DF23
D7
36
13
D F7
2A0
2B0
2A0
2B0
DF22
D6
D F6
14
35
14
2A1
2B1
2A1
2B1
DF21
D5
D F5
16
33
16
2A2
2B2
2A2
2B2
DF20
D4
D F4
17
32
17
2A3
2B3
2A3
2B3
19
DF19
D3
30
19
D F3
2A4
2B4
2A4
2B4
DF18
D2
D F2
20
29
20
5
2A5
2B5
2A5
2B5
4
TRBLED
DF17
D1
D F1
22
27
22
2A6
2B6
2A6
2B6
DF16
D0
D F0
23
26
23
2A7
2B7
2A7
2B7
25
OE2
OE2
24
DIR2
DIR2
9
LVC162245A
LVC162245A
4
GATELED
DF[0..31]
+3.3VCPU
U13C
R1
4.7K
PLL LOCK
H2
B12
PJ0
LCDLP/PE0
RB LOCK
H3
D11
PJ1
LCDDCLK/PE1
X30
G1
B13
PJ2
PE2
DONE
G2
C13
PJ3
PE3
IN ITN
G3
D12
PJ4
PE4
INTKEYB
F1
B16
PJ5/INT5
PE5
E1
B15
PJ6/INT6
PE6
F3
D14
PJ7/INT7
WAIT/DEOT/PE7
N1
A8
8
IRQGPIB
PA0/INT2
PF0
M2
A9
8
IRQUSB
PA1/INT3
PF1
FAN
L3
B9
PA2/CTCMP0A
PF2
PROGN
M1
C9
PA3
PF3
STD
L2
B10
PA4/CTCMP1A
PF4
RESFPGA
L1
A11
PA5
PF5
IICSDA
K3
B11
PA6/SDA
LCDEN/PF6
IICSCL
K2
A12
PA7/SCL
LCDFP/PF7
R2
C1
PB0/DACK
PL0
DF31
180
R1
C2
PB1/DREQ
LCDVD15/PL1
DF30
D I
179
P2
A10
PB2
PL2
178
DF29
N3
C10
PB3
PL3
176
DF28
M4
PB4
DF27
CCLK
175
P1
A5
PB5
PG0
DF26
174
N2
B6
1
DOUT
PB6/UARTRX0
PG1
173
DF25
RBTX
M3
A6
PB7/UARTTX0
LCDVD0/PG2
DF24
169
C7
LCDVD1/PG3
DF23
168
D3
B7
PI0
LCDVD2/PG4
DF22
167
B1
A7
PI1
PG5
166
DF21
B2
C8
PI2
PG6
165
DF20
D4
B8
PI3
PG7
DF19
164
C3
PI4
DF18
163
A1
C4
PI5
PH0
162
DF17
A2
A3
PI6
PH1
161
DF16
B3
B4
PI7
PH2
DF15
160
C5
PH3
DF14
152
D6
PH4
DF13
151
J3
A4
INT4
PH5
150
DF12
B5
PH6
DF11
149
C6
PH7
DF10
148
147
D F9
146
D F8
LH79524
D F7
145
D F6
141
D F5
+3.3VCPU
140
139
D F4
138
D F3
D F2
136
D F1
R635
135
4.7K
134
D F0
+3.3VFPGA
X28
CSFPGA
X65
127
R423
R424
U56B
129
EMPTY
4.7K
4.7K
CSUSB
132
4
&
104
DONE
CSGPIBN
5
IN ITN
107
154
LVC08
X66
+1.8VP
+1. 8 V F ROM P ROCE S S OR
C281
C282
C288
C501
C506
C508
C513
C514
C499
100n
100n
100n
470p
470p
10n
10n
10n
22uF-6.3V
R638
10
C516
C535
10n
100n
+3.3VMEMF
+3.3VCPU
U17B
C318
C319
C37
C515
AM29LV640MH
100NF
100NF
10n
10n
3
2
1
A[0..23]
A[0..23]
1
D[0..31]
1
CKE
1
CLK
1
CS
1
RAS
1
CAS
1
WE
1
DQM[0..3] 1
+3.3VCPU
R23
R22
R21
R20
A23
10K
10K
10K
10K
R632
10K
DF[0..31]
8
U25A
SPICLK
1,6
R585
SPICLK
SPICLK
1,6
TRA
3
SPIDATA 1,6
SPIDATA
SPIDATA
1,6
+5VD
470
SPIOVEN
HCT126
SPIOVEN
6
SPIPLL
SPIPLL
6
LOAD TRGLVL A
LOAD TRGLVL A 1
LOAD TRGLVL B
U25B
LOAD TRGLVL B
R586
TRB
6
470
HCT126
U25C
R587
8
GATE
470
HCT126
R647
J13
LCDLD
LCDCLK
20
R648
100
LCDCLK
LCDFR
19
CONTR
R649
18
100
CONTR
LCDRAN
17
LCDLD
16
R650
100
LCDRAN
LCDD3
15
LCDD2
14
100
LCDD1
13
LCDD0
12
R651
DI S P L AY
LCDFR
SCL
11
B OARD
SDA
10
CONNE CT OR
100
INTKEYB
9
TRA
8
R653
EMPTY
LCDD0
TRB
7
GATE
6
100
7
STBYLED
5
4
R654
+3.3VDISP
SPIDATA
LCDD1
3
SPICLK
2
100
+5VD
SPIPLL
1
SPIOVEN
LOAD TRGLVL A
2X10 90DEG SMD
LOAD TRGLVL B
ONCTRL
7
OFFCTRL
OFFCTRL
OFFCTRL
7
U PRD
+3.3VCPU
U PRD
UPRD
6
R354
R353
3.3K
3.3K
R614
SDA
IICSDA
SDA
5
100
R615
SCL
IICSCL
SCL
5
100
C519
C518
Not_Used
Not_Used
R655
LCDD2
+3.3VCPU
R661
100
LCDD3
100
R636
R628
4.7K
4.7K
CSUSB
CSUSBN
8
CSGPIBN
CSGPIBN
8
U56C
9
RESGPIBN 8
&
8
OEP
10
R637
FAN
FANCTRL
7
LVC08
6
100
R639
STD OSC TRIM 6
STD
100
R646
RBTX
D IN
1
100
AF[0..4]
8
W RFN
8
R DN
8
+3.3VCPU
C304
C305
C306
C283
C284
C285
C286
C287
100n
100n
100n
100n
100n
470p
470p
470p
C309
C568
C569
C570
C571
C572
10n
10n
10n
10n
10n
10n
C500
U13D
100uF-6.3V
LH79524
1
PCB 1, sheet 1(7)
D
C
B
A
Schematic Diagrams 9-31

Advertisement

Table of Contents
loading

Table of Contents