Panasonic PT-56DLX25 Service Manual page 74

Hide thumbs Also See for PT-56DLX25:
Table of Contents

Advertisement

PT-56DLX75 / PT-61DLX75
DIGITAL TUNER BLOCK DIAGRAM (2/2)
IC8009 (256M SDRAM)
256M
2,4,5,7,8,10,11,
+2.5V
1,3,9,15,ETC
VCC
13,54,56,57,59,
SDRAM
60,62,63,65
IC8010 (256M SDRAM)
256M
2,4,5,7,8,10,11,
+2.5V
1,3,9,15,ETC
VCC
13,54,56,57,59,
SDRAM
60,62,63,65
IC8240 (PEAKS)
TP8213
IC8235
+2.5V
P1,U5,ETC
VCC(+2.5V)
REG.
IC8241,
TP8214
CPU
Q8221
+3.3V
+9V
D10,D11,ETC
VCC(+3.3V)
REG.
IC8242,
TP8215
Q8222
+1.2V
H4,H5,ETC
VCC(+1.2V)
REG.
TS DATA
DATA
TRANSPORT DECODER
H19
CLOCK
(MPEG-2 DECODER)
K19
ENABLE
J20
SYNC
K18
IC8211
IC8216
CS3
RESET(L)
RESET(L)
RESET(L)
A2
H18
G5
DATA (16-23)
DATA (0-15)
DATA (16-31)
DATA (16-31)
DATA (16-31)
R1-5,T3,T4,U3,U4,V3,V4,
A14-18,B15-18,
V11,V12,W1-3,W10-14,
C14-17,D15-17
Y1,Y2,Y10-14,AA10,AA13,
AB10,AB13
SD CARD DETECT (L)
C20
SD WRITE PROTECT (L)
B21
SD CLOCK
D18
A20,A21,
B20,C19
JPEG DECODER
W15,W16,Y15,
Y DATA (8 BIT)
Y16,AA15,AA16,
AB15,AB16
W17,Y17,Y18,
UV DATA (8 BIT)
AA17,AA18,
AB17-19
V-SYNC
Y19
H-SYNC
AA19
CLOCK
AB20
VIDEO INTERFACE
VIDEO DECODER
SCALING
D/A CONVERTER
OSD V-SYNC
F22
OSD H-SYNC
G19
OSD CLOCK
G21
Q8210
VIDEO-Y
P22
VIDEO-C
R22
Q8211
DATA
M20
BIT CLOCK
N19
L/R CLOCK
N21
MASTER CLOCK
N22
AUDIO INTERFACE
DATA
G20
BIT CLOCK
H20
L/R CLOCK
G22
MASTER CLOCK
J18
SPDIF
N20
I2C
E21
CONTROL
F19
ATSC SERIAL DATA 0
F4
UART
ATSC SERIAL DATA 1
E1
24.576MHz
74MHz
27MHz
VCXO
CLOCK
CLOCK
CLOCK
CONTROL
IC8022 (CLOCK GENERATOR)
L1
W18
M2
M1
M3
4
9
7
10
11
VIDEO SIGNAL
IC8223 (BOOT ROM)
VCC
37
+3.3V
FONT DATA
29-36,
38-45
BOOT SOFTWARE
RESET(L)
12
IC8222 (NAND FLASH ROM)
26-33,
PEAKS SOFTWARE
VCC
12
+3.3V
40-47
VCC
37
SD DATA (0-3)
IC8230 (BUS SW)
VCC
15
+3.3V
11-14,
29-31,
Y DATA (8 BIT)
16,18-20
33-37
2-7,
38-40,
UV DATA (8 BIT)
9,10
42-46
BUS SW
V-SYNC
22
27
H-SYNC
21
28
CLOCK
23
26
(H)
SW OFF: NO OUTPUT
47 48
(L)
SW ON: OUTPUT
IC8200 (AUDIO D/A CONVERTER)
IC8201 (OP AMP)
(R-CH)
3
D/A
10
6
7
AUDIO
2
DATA
4
INTERFACE
(L-CH)
D/A
1
11
2
1
VCC
14
+5V
VCC
8
IC8244 (AUDIO A/D CONVERTER)
+9V
(R-CH)
A/D
9
1
AUDIO
12
DATA
10
INTERFACE
(L-CH)
11
A/D
2
VCC
7
+3.3V
IC8229 (EEPROM)
5
SERIAL DATA
VCC
8
+3.3V
6
SERIAL CLOCK
X8005
1
27MHz
VCO
16
OSC
PLL
VCC
5
+3.3V
VCC
13
PLL
VCC
15
PLL
72
AUDIO SIGNAL
CARD C.B.A.
P9005
SD CARD DETECT (L)
DT10-7
P9003-7
SD WRITE PROTECT (L)
DT10-12
P9003-12
SD CLOCK
DT10-3
P9003-3
DT10-(8-11)
P9003-(8-11)
SD DATA (0-3)
DT12-(88-93.95.96)
DT12-(97-100,102-105)
DT12-106
DT12-107
DT12-109
Q8216
DT12-80
DT12-87
DT12-85
DT12-45
DT12-47
IC8232 (SW)
DT12-13
VCC
14
+9V
12
(DIGITAL ON)
11
10
DT12-43
6
(ANALOG ON)
8
9
13
(DIGITAL ON)
1
2
DT12-41
5
(ANALOG ON)
4
3
DT12-58
DT12-60
D8208
IC8228
RESET
+9V
1
2
IC8227
RESET
+30V
DT12-8
4
2
+3.3V
+9V
DT12-51,52,53
+5V
DT12-54,57
Q8219
Q8217
Q8218
Q8220
DT12-20
DT12-36
DT12-19
DT12-18
DT12-33
DT12-32
DT12-34
DT12-35
DT12-22
DIGITAL TUNER BLOCK DIAGRAM (2/2)
SD CARD
Y DATA (0-7)
UV DATA (0-7)
V-SYNC
H-SYNC
CLOCK
TO VIDEO I
SIGNAL PATH
BLOCK DIAGRAM
OSD V-SYNC
OSD H-SYNC
OSD CLOCK
TUNER VIDEO-Y
TUNER VIDEO-C
VIDEO
TUNER AUDIO (R)
TUNER AUDIO (L)
FROM/TO AUDIO
BLOCK DIAGRAM
AUDIO (R)
AUDIO (L)
DIGITAL AUDIO OUT
REG+30V
ATSC+9V
ATSC+5V
BUS SW CONTROL
D/A SW (DIGITAL(L)/ANALOG(H))
ATSC SERIAL DATA 0
ATSC SERIAL DATA 1
FROM
SYSTEM CONTROL
I2C SERIAL DATA 2
BLOCK DIAGRAM
I2C SERIAL CLOCK 2
I2C SERIAL DATA1
I2C SERIAL CLOCK1
DTV RESET(L)
PT-56DLX75/PT-61DLX75

Advertisement

Table of Contents
loading

Table of Contents